

32K x 16 Static RAM

Features

- 5.0V operation (± 10%)
- · High speed
 - t_{AA} = 10 ns
- · Low active power
 - —825 mW (max., 10 ns, "L" version)
- · Very Low standby power
 - 550 μW (max., "L" version)
- · Automatic power-down when deselected
- Independent Control of Upper and Lower bytes
- Available in 44-pin TSOP II and 400-mil SOJ

Functional Description

The CY7C1020 is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable

(BLE) is LOW, then data from I/O pins (I/O₁ through I/O₈), is written into the location specified on the address pins (A₀ through A₁₄). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A_0 through A_{14}).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O_1 to I/O_8 . If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O1 through I/O16) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (\overline{OE} HIGH), the \overline{BHE} and \overline{BLE} are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1020 is available in standard 44-pin TSOP type II and 400-mil-wide SOJ packages.



Selection Guide

		7C1020-10	7C1020-12	7C1020-15	7C1020-20
Maximum Access Time (ns)		10	12	15	20
Maximum Operating Current (mA)		180	170	160	160
	L	150	140	130	130
Maximum CMOS Standby Current (mA)		3	3	3	3
	L	0.1	0.1	0.1	0.1



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Supply Voltage on V_{CC} to Relative $\mbox{GND}^{[1]}$ –0.5V to +7.0V DC Voltage Applied to Outputs in High Z State^[1].....-0.5V to V_{CC} +0.5V DC Input Voltage^[1].....-0.5V to V_{CC} +0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current>2	200 mA

Operating Range

Range	Ambient Temperature ^[2]	v _{cc}
Commercial	0°C to +70°C	4.5V-5.5V

Electrical Characteristics Over the Operating Range

				7C10	20-10	7C10	20-12	7C10	20-15	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0$	mA	2.4		2.4		2.4		٧
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 m	Α		0.4		0.4		0.4	٧
V _{IH}	Input HIGH Voltage			2.2	6.0	2.2	6.0	2.2	6.0	٧
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	-0.5	8.0	-0.5	0.8	٧
I _{IX}	Input Load Current	$GND \leq V_{I} \leq V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
loz	Output Leakage Current	$\begin{array}{c} \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$		-2	+2	-2	+2	-2	+2	μА
Icc	V _{CC} Operating	V _{CC} = Max.,			180		170		160	mA
	Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	L		150		140		130	
I _{SB1}	Automatic CE_	Max. V _{CC} , CE ≥ V _{IH}			20		20		20	mA
	Power-Down Current —TTL Inputs	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f = f_{MAX}$	L		10		10		10	
I _{SB2}	Automatic CE	Max. V _{CC} ,			3		3		3	mA
	Power-Down Current —CMOS Inputs	$ \begin{aligned} \overline{CE} &\geq V_{CC} - 0.3V, \\ V_{IN} &\geq V_{CC} - 0.3V, \\ \text{or } V_{IN} &\leq 0.3V, \text{f} = 0 \end{aligned} $	L		100		100		100	μА

^{1.} V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns. 2. T_A is the case temperature.



Electrical Characteristics Over the Operating Range (continued)


				7C10	20-20	
Parameter	Description	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		٧
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4	٧
V _{IH}	Input HIGH Voltage			2.2	6.0	٧
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	٧
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	μА
loz	Output Leakage Current	$GND \le V_I \le V_{CC}$, Output Disa	bled	-2	+2	μА
Icc	V _{CC} Operating	V _{CC} = Max.,			160	mA
	Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	L		130	
I _{SB1}	Automatic CE	Max. V _{CC} , CE ≥ V _{IH}			20	mA
	Power-Down Current —TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$	L		10	
I _{SB2}	Automatic CE	Max. V _{CC} ,			3	mA
	Power-Down Current —CMOS Inputs	$\begin{split} \overline{CE} &\geq V_{CC}^{-} - 0.3V, \\ V_{IN} &\geq V_{CC}^{-} - 0.3V, \\ \text{or } V_{IN} \leq 0.3V, \text{f} = 0 \end{split}$	L		100	μА

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Note:

AC Test Loads and Waveforms



^{3.} Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics^[4] Over the Operating Range

		7C10	20-10	7C10	20-12	7C1020-15		7C1020-20		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE	!	·		•	•	1	Į.	1	•
t _{RC}	Read Cycle Time	10		12		15		20		ns
t _{AA}	Address to Data Valid		10		12		15		20	ns
t _{OHA}	Data Hold from Address Change	3		3		3		3		ns
t _{ACE}	CE LOW to Data Valid		10		12		15		20	ns
t _{DOE}	OE LOW to Data Valid		5		5		7		9	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		5		6		7		8	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		3		3		ns
t _{HZCE}	CE HIGH to High Z ^[5, 6]		5		6		7		8	ns
t _{PU}	CE LOW to Power-Up	0		0		0		0		ns
t _{PD}	CE HIGH to Power-Down		12		12		15		20	ns
t _{DBE}	Byte enable to Data Valid		5		6		7		9	ns
t _{LZBE}	Byte enable to Low Z	0		0		0		0		ns
t _{HZBE}	Byte disable to High Z		5		6		7		9	ns
WRITE CYC	LE ^[7]	<u>.</u>	•	•			•	•	•	•
t _{WC}	Write Cycle Time	10		12		15		12		ns
t _{SCE}	CE LOW to Write End	8		9		10		12		ns
t _{AW}	Address Set-Up to Write End	7		8		10		12		ns
t _{HA}	Address Hold from Write End	0		0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		0		ns
t _{PWE}	WE Pulse Width	7		8		10		12		ns
t _{SD}	Data Set-Up to Write End	5		6		10		10		ns
t _{HD}	Data Hold from Write End	0		0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		3		3		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		5		6		7		9	ns
t _{BW}	Byte enable to end of write	7		8		9		12		ns


Notes:


Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.

through all overpir load capacitative.
 through through the control of the properties of the properties of the properties.
 through through the control of through through the properties of the properties.
 through through



Switching Waveforms






Notes:

- Device is continuously selected. OE, CE, BHE and/or BHE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) $^{[11,\ 12]}$



Write Cycle No. 2 (BLE or BHE Controlled)




- 11. Data I/O is high impedance if OE or BHE and/or BLE= V_{IH}.
 12. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)

Write Cycle No.3 (WE Controlled, OE LOW)



Truth Table

CE	OE	WE	BLE	BHE	I/O ₁ -I/O ₈	I/O ₉ -I/O ₁₆	Mode	Power
Н	Х	Х	Х	Χ	High Z	High Z	Power-Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read - All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read - Upper bits only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write - All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write - Upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})




Ordering Information

Operating Range	Package Type	Package Name	Ordering Code	Speed (ns)
Commercial	44-Lead (400-Mil) Molded SOJ	V34	CY7C1020-10VC	10
Commercial	44-Lead (400-Mil) Molded SOJ	V34	CY7C1020L-10VC	
Commercial	44-Lead TSOP Type II	Z44	CY7C1020-10ZC	
Commercial	44-Lead TSOP Type II	Z44	CY7C1020L-10ZC	
Commercial	44-Lead (400-Mil) Molded SOJ	V34	CY7C1020-12VC	12
Commercial	44-Lead (400-Mil) Molded SOJ	V34	CY7C1020L-12VC	
Commercial	44-Lead TSOP Type II	Z44	CY7C1020-12ZC	
Commercial	44-Lead TSOP Type II	Z44	CY7C1020L-12ZC	
Commercial	44-Lead (400-Mil) Molded SOJ	V34	CY7C1020-15VC	15
Commercial	44-Lead (400-Mil) Molded SOJ	V34	CY7C1020L-15VC	
Commercial	44-Lead TSOP Type II	Z44	CY7C1020-15ZC	
Commercial	44-Lead TSOP Type II	Z44	CY7C1020L-15ZC	
Commercial	44-Lead (400-Mil) Molded SOJ	V34	CY7C1020-20VC	20
Commercial	44-Lead (400-Mil) Molded SOJ	V34	CY7C1020L-20VC	
Commercial	44-Lead TSOP Type II	Z44	CY7C1020-20ZC	
Commercial	44-Lead TSOP Type II	Z44	CY7C1020L-20ZC	
	44-Lead (400-Mil) Molded SOJ 44-Lead (400-Mil) Molded SOJ 44-Lead TSOP Type II 44-Lead TSOP Type II 44-Lead (400-Mil) Molded SOJ 44-Lead (400-Mil) Molded SOJ 44-Lead TSOP Type II	V34 V34 Z44 Z44 V34 V34	CY7C1020-15VC CY7C1020L-15VC CY7C1020-15ZC CY7C1020L-15ZC CY7C1020-20VC CY7C1020L-20VC CY7C1020L-20VC	

Document #: 38-00542-C

Package Diagrams

44-Lead (400-Mil) Molded SOJ V34





Package Diagrams (continued)

44-Pin TSOP II Z44

DIMENSION IN MM (INCH) MAX MIN.

