


3.3V 128K×8 Intelliwatt™ low power CMOS SRAM

Features


- Intelliwatt active power reduction circuitry
- 2.7V to 3.6V operating range
- Organization: 131,072 words × 8 bits
- · High speed
 - 55/70/100 ns address access time
- Low power consumption
 - Active: 126 mW max (55 ns cycle) at 3.6V
 - Typical: <40mW (55 ns cycle)
 - Standby: 180 µW
 - Very low DC component in active power, 100µA max
- 1.5V data retention

- Easy memory expansion with CEI, CE2, OE inputs
- TTL/ LVTTL-compatible, three-state I/ O
- JEDEC registered packaging
 - 32-pin TSOP packag
 - 48-ball 8mm × 6mm CSP BGA
- Class I, per Mil STD 883
- Latch-up current ≥ 200 mA
- Industrial and commercial temperature available
- Other voltage versions available
 - 1.65V to 1.95V (AS7C181024LL)
 - 2.3V to 3.0V (AS7C251024LL)

Logic block diagram



Pin arrangement (top view)



48-CSP Ball-Grid-Array Package (shading indicates no ball)

	1	2	3	4	5	6
Α	A_0	A_l	CE2	A_3	A ₆	A ₈
В	I/ O ₄	A_2	WE	A_4	A ₇	$I \setminus O^0$
C	I/O ₅		NC	A ₅		I/O ₁
D	V_{SS}					V_{DD}
E	$V_{ m DD}$					V_{SS}
F	I/O ₆		NC	NC		I/O ₂
G	I/O ₇	ŌĒ	Œ	A ₁₆	A ₁₅	I/O ₃
Н	A ₉	A ₁₀	A ₁₁	A ₁₂	A ₁₃	A_{14}

Selection guide

	7C31024LL-55	7C31024LL-70	7C31024LL-100	Unit
Maximum address access time	55	70	100	ns
Maximum output enable access time	25	35	50	ns
Maximum operating current	35	30	25	mA
Maximum standby current	50	50	50	μA

IntelliwattTM is a trademark of Alliance Semiconductor Corporation.



Functional description

The AS7C31024IL is a high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) organized as 131,072 words \times 8 bits. It is designed for portable applications where fast data access, long battery life, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} t_{WC}) of 55/70/100 ns with output enable access times (t_{OE}) of 25/35/50 ns are ideal for high performance applications. Active high and low chip enables (\overline{CEI} , CE2) permit easy memory expansion with multiple-bank memory systems.

When $\overline{\text{CEI}}$ is HIGH or CE2 is LOW, the device enters standby mode. The AS7C31024LL is guaranteed not to exceed 180 μ W power consumption in standby mode. This device also returns data when V_{DD} is reduced to 1.5V for even lower power consumption.

A write cycle is accomplished by asserting write enable (\overline{WE}) and both chip enables (\overline{CEI} , CE2). Data on the input pins I/ O0-I/ O7 is written on the rising edge of \overline{WE} (write cycle 1) or the active-to-inactive edge of \overline{CEI} or CE2 (write cycle 2). To avoid bus contention, external devices should drive I/ O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting output enable (\overline{OE}) and both chip enables (\overline{CEI} , $\overline{CE2}$), with write enable (\overline{WE}) HIGH. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

The device is packaged in common industry standard packages. Chip scale BGA packaging, easy to use in manufacturing, provides the smallest possible footprint. This 48-ball JEDEC registered package has a ball pitch of 0.75 mm and external dimensions of $8 \text{ mm} \times 6 \text{ mm}$.

Low power design

In the AS7C31024IL design, priority was placed on low power, while maintaining moderately high performance. To reduce standby and data retention current, a 6-transistor memory cell was utilized. Active power was reduced considerably over traditional designs by using IntelliwattTM power reduction circuitry. With IntelliwattTM, SRAM powers down unused circuits between access operations, resulting in longer cycle times and lower duty cycles and providing incremental power savings. During periods of inactivity, IntelliwattTM SRAM power consumption can be as low as fully de-activated standby power, even though the chip is enabled. This power savings, both in acti ve and inactive modes, results in longer battery life, and better system marketability. All chip inputs and outputs are TTL-compatible, and operation is from a single 3.3V supply.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on any input pin	$ m V_{tIN}$	-0.5	+4.0	V
Voltage on any I/ O pin	$V_{tI/O}$	-0.5	$V_{\rm DD} + 0.5$	V
Power dissipation	P_{D}	_	1.0	W
Storage temperature (plastic)	T_{stg}	-55	+150	°C
DC output current	I _{out}	_	20	mA

Stresses greater than those listed under Absolute Maximum Retings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

Œſ	CE2	WE	ŌĒ	Data	Mode
Н	X	X	X	High Z	Standby (I _{SB} , I _{SB1})
X	L	X	X	High Z	Standby (I _{SB} , I _{SB1})
L	Н	Н	Н	High Z	Output disable
L	Н	Н	L	D _{out}	Read
L	Н	L	X	D _{in}	Write

Key: X = Don't Care, L = LOW, H = HIGH



Recommended operating of	onditions					
Parameter		Symbol	Min	Тур	Max	Unit
	$ m V_{DD}$	2.7	3.3	3.6	V	
Supply voltage		$\overline{V_{SS}}$	0.0	0.0	0.0	V
DC input voltage		$V_{ m IH}$	2.0	_	$V_{\rm DD} + 0.5$	V
		$\overline{ m V_{IL}}$	-0.5 [†]	_	0.8	V
Ambient ensesting temperature	Commercial	T _A	0	_	70	°C
Ambient operating temperature	Industrial	T _A	-40	_	85	°C

 $^{^{\}dagger}$ V_{IL}min = -3.0V for pulse width less than 10ns.

DC input/output characteristics

			-55		-70		-10	0	
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	$ \operatorname{I}_{\coprod} $	$0V \le V_{in} \le V_{DD}$	_	1	_	1	_	1	μA
Output leakage current	$ I_{LO} $	Outputs disabled, $0V \le V_{out} \le V_{DD}$	_	1	_	1	ı	1	μA
	V_{OL}	I_{OL} = 4 mA, V_{DD} = Min	-	0.4	-	0.4	ı	0.4	v
		I_{OL} = 100 μ A, V_{DD} = Min	-	0.1	-	0.1	_	0.1	\ \
Output voltage		$I_{OH} = -4 \text{ mA}, V_{DD} = \text{Min}$	2.4	_	2.4	-	2.4	_	
	V_{OH}	I_{OH} = -100 μ A, V_{DD} = Min	V _{DD} - 0.1	_	V _{DD} - 0.1	_	V _{DD} - 0.1	_	V

Power consumption characteristics

			-5	5	-7	0	-10	00	
Condition	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Unit
Operating, active	${ m I}_{ m DD}$	$\overline{\text{CE}} \le \text{V}_{\text{II}}, \text{V}_{\text{DD}} = \text{Max},$ $f = f_{\text{Max}} = 1/\frac{t_{\text{RO}}}{t_{\text{RO}}} \text{I}_{\text{OUT}} = 0 \text{ mA}$	_	35	_	30	_	25	mA
Operating, static	I_{DD1}	$\overline{\text{CE}} = \text{V}_{\text{SS}}, \text{V}_{\text{DD}} = \text{Max}, \text{ f} = 0,$ $\text{I}_{\text{OUT}} = 0 \text{ mA}$		100		100		100	μА
Standby, address toggling	$I_{S\!B}$	$\overline{\text{CE}} \ge \text{V}_{\text{IH}}, \text{ V}_{\text{DD}} = \text{Max},$ $f = f_{\text{Max}} = 1/t_{\text{RC}}$	-	100	-	100	-	100	μА
Standby, address static	${ m I}_{ m SB1}$	$\overline{\text{CE}} \ge V_{\text{DD}} - 0.2 \text{ V } V_{\text{DD}} = \text{Max},$ $V_{\text{in}} \le V_{\text{SS}} + 0.2 \text{ V or}$ $V_{\text{in}} \ge V_{\text{DD}} - 0.2 \text{ V f} = 0$	_	50	_	50	_	50	μА

Capacitance ²

(f = 1 MHz, T_a = Room temperature, V_{DD} = 3.3V)

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C_{IN}	A, $\overline{\text{CEI}}$, CE2, $\overline{\text{WE}}$, $\overline{\text{OE}}$	$V_{in} = 0V$	5	pF
I/ O capacitance	$C_{\mathrm{I/O}}$	I/ O	$V_{in} = V_{out} = 0V$	7	pF




Read cycle 3,9

		-:	55	-7	70	-1	00	_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	55	_	70	_	100	_	ns	
Address access time	t _{AA}	_	55	_	70	_	100	ns	3
Chip enable (CE) access time	t_{ACE}	-	55	_	70	_	100	ns	3
Output enable (OE) access time	t_{OE}	_	25	_	35	_	50	ns	
Output hold from address change	t_{OH}	3	-	3	_	3	_	ns	5
CE Low to output in Low Z	t_{CLZ}	3	-	3	-	3	_	ns	4, 5
Œ High to output in High Z	t_{CHZ}	-	25	_	35	_	50	ns	4, 5
OELow to output in Low Z	$t_{ m OLZ}$	3	_	3	_	3	_	ns	4, 5
OEHigh to output in High Z	t_{OHZ}	_	25	_	35	_	50	ns	4, 5
Power up time	$t_{ m PU}$	0	_	0	_	0	_	ns	4, 5
Power down time	$t_{ m PD}$		55	_	70	_	100	ns	4, 5

Key to switching waveforms


Read waveform 1 3,6,7,9,12

Address controlled



Read waveform 2 3,6,8,9,12

CE1 and CE2 controlled






Write cycle

		5	55	7	0	10	00	_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	$t_{ m WC}$	55	_	70	_	100	_	ns	
Chip enable (CE1 & CE2) to write end	t_{CW}	40	-	40	_	80	-	ns	12
Address setup to write end	t_{AW}	40	_	50	_	80	-	ns	
Address setup time	t_{AS}	0	_	0	_	0	-	ns	12
Write pulse width	$t_{ m WP}$	40	-	50	_	80	-	ns	
Address hold from end of write	t_{AH}	0	-	0	_	0	-	ns	
Data valid to write end	t_{DW}	25	_	25	_	35	-	ns	
Data hold time	$t_{ m DH}$	0	_	0	_	0	-	ns	4, 5
Write enable to output in High Z	$t_{ m WZ}$		10		10		10	ns	4, 5
Output active from write end	t_{OW}	5	_	5	_	5	_	ns	4, 5


Write waveform 1 10,11,12

WE controlled



Write waveform 2 10,11,12

CE1 and CE2 controlled






Data retention characteristics

Parameter	Symbol	Test conditions	Min	Max	Unit	Notes
V _{DD} for data retention	$V_{ m DR}$	$V_{DD} = 1.5V$	1.5	_	V	
Data retention current	I_{CCDR}	<u>CE</u> ≥ V _{DD} -0.2V	_	25	μΑ	5
Chip deselect to data retention time	t_{CDR}	$V_{in} \ge V_{DD} - 0.2 V or$	0	-	ns	5
Operation recovery time	t_R	$V_{\rm in} \le 0.2 V$	t_{RC}	-	ns	5

Data retention waveform





AC test conditions

- 3.3V output load: see Figure B, except as noted see Figure C.
- Input pulse level: V_{SS} to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: $0.5 \times V_{DD}$

Thevenin Equivalent:








Notes

- During V_{DD} power-up, a pull-up resistor to V_{DD} on \overline{CEI} is required to meet I_{SB} specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see ACTest Conditions, Figures A, B, C.
- $4~t_{CIZ}$ and t_{CHZ} are specified with CL= 5pF as in Figure C. Transition is measured $\pm 500 \text{mV}$ from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 WE is HIGH for read cycle.
- 7 \overline{\text{CEI}} and \overline{\text{OE}} are LOW and CF2 is HIGH for read cycle.
- 8 Address valid prior to or coincident with CE transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CEI or WE must be HIGH or CE2 LOW during address transitions.
- All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 CEI and CE2 have identical timing.


Package dimensions

Preliminary information




	Minimum	Typical	Maximum
A	5.90	6.00	6.10
A1	-	3.75	-
В	7.90	8.00	8.10
B1	-	5.25	-
С	-	0.75	-
D	-	0.35	-
Е	-	-	1.20
E1	0.17	0.22	0.27
Y	-	0.10	-


Side View



Top View



Detail View



Notes

- 1. Units: mm
- 2. Pitch: $(x,y)=0.75 \text{ mm} \times 0.75 \text{ mm} \text{ (typ.)}$
- 3. Y is coplanarity: 0.10 mm



AS7C31024LL ordering codes							
Package \ Access time	55 ns	70 ns	100 ns				
TSOP 8×20	A\$7C31024LL-55TC	AS7C31024LL-70TC	AS7C31024LL-100TC				
18OP 8×20	AS7C31024LL-55TI	AS7C31024LL-70TI	AS7C31024LL-100TI				
CSP BGA	AS7C31024IL-55BC	AS7C31024IL-70BC	AS7C31024IL-100BC				
	A\$7C31024LL-55BI	AS7C31024IL-70BI	AS7C31024IL-100BI				

AS7C31024LL part numbering system

AS7C	3	1024IL	-XX	X	X
SRAM prefix	3=3.3V CMOS 25=2.5V CMOS 18=1.8V CMOS	Device number	Access time	Package: T=TSOP 8×20 B=CSP BGA	C = Commercial temperature range, 0° C to 70° C I = Industrial temperature range, -40° C to 85° C