850kHz 700mA Synchronous Buck DC/DC Converter

SwitchReg™

General Description

The AAT1151 SwitchReg™ is a step-down switching converter ideal for applications where high efficiency is required over the full range of output load conditions. The 2.7V to 5.5V input voltage range makes the AAT1151 ideal for single-cell lithiumion/polymer battery applications. Capable of more than 700mA with internal MOSFETs, the current-mode controlled IC provides high efficiency using synchronous rectification. Fully integrated compensation simplifies system design and lowers external parts count.

The device operates at a fixed 850kHz switching frequency and enters Pulse Frequency Modulation (PFM) mode for light load current to maintain high efficiency across all load conditions.

The AAT1151 is available in Pb-free MSOP-8 and QFN33-16 packages and is rated over the -40°C to +85°C temperature range.


Features

- V_{IN} Range: 2.7V to 5.5V
- Up to 95% Efficiency
- High Initial Accuracy ±1%
- 110mΩ R_{DS(ON)} Internal Switches
- <1µA Shutdown Current
- 850kHz Switching Frequency
- Fixed V_{OUT} or Adjustable V_{OUT} ≥1.0V
- Integrated Power Switches
- Synchronous Rectification
- Current Mode Operation
- Internal Compensation
- Stable with Ceramic Capacitors
- PFM for Optimum Efficiency for All Load Conditions
- Internal Soft Start
- Over-Temperature Protection
- Current Limit Protection
- MSOP-8 and QFN33-16 Packages
- -40°C to +85°C Temperature Range

Applications

- · Cellular Phones
- Digital Cameras
- MP3 Players
- · Notebook Computers
- PDAs
- USB-Powered Equipment
- Wireless Notebook Adapters

Typical Application






Pin Descriptions


Pin # MSOP-8 QFN33-16		Symbol	Function
1	4	FB	Feedback input pin. This pin is connected to the converter output. It is used to set the output of the converter to regulate to the desired value via an internal resistive divider. For an adjustable output, an external resistive divider is connected to this pin on the 1V model.
2	5, 6	SGND	Signal ground. Connect the return of all small signal components to this pin. (See board layout rules.)
3	7	EN	Enable input pin. A logic high enables the converter; a logic low forces the AAT1151 into shutdown mode reducing the supply current to less than 1µA. The pin should not be left floating.
4	9	VCC	Bias supply. Supplies power for the internal circuitry. Connect to input power via low pass filter with decoupling to SGND.
5	10, 11, 12	VP	Input supply voltage for the converter power stage. Must be closely decoupled to PGND.
6, 7	13, 14, 15	LX	Connect inductor to these pins. Switching node internally connected to the drain of both high- and low-side MOSFETs.
8	1, 2, 3	PGND	Main power ground return pin. Connect to the output and input capacitor return. (See board layout rules.)
	8, 16	NC	Not internally connected.
	EP		Exposed paddle (bottom); connect to PGND directly beneath package.

Pin Configuration

MSOP-8 (Top view)



QFN33-16 (Top view)





Absolute Maximum Ratings¹

Symbol	Description	Value	Units
V_{CC}, V_{P}	VCC, VP to GND	6	V
V_{LX}	LX to GND	-0.3 to V _P + 0.3	V
V_{FB}	FB to GND	-0.3 to V _{CC} + 0.3	V
V _{EN}	EN to GND	-0.3 to 6	V
T _J	Operating Junction Temperature Range	-40 to 150	°C
V _{ESD}	ESD Rating ² - HBM	3000	V

Thermal Characteristics³

Symbol	Description	Value	Units	
0	Thermal Resistance	MSOP-8	150	°C/W
Θ_{JA}	Thermal Resistance	QFN33-16	50	C/VV
В	Maximum Power Dissipation (T _A = 25°C)⁴	MSOP-8	667	mW
P_{D}	Maximum Fower Dissipation (1 _A - 25 C)	QFN33-16	2.0	W

Recommended Operating Conditions

Symbol	Description	Value	Units
Т	Ambient Temperature Range	-40 to 85	°C

^{1.} Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.

^{2.} Human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin.

^{3.} Mounted on a demo board.

^{4.} Derate 6.7mW/°C above 25°C.

^{5.} Derate 20mW/°C above 25°C.



 $\frac{\textbf{Electrical Characteristics}^1}{V_{\text{IN}} = V_{\text{CC}} = V_{\text{P}} = 5\text{V}, \, T_{\text{A}} = -40^{\circ}\text{C to }85^{\circ}\text{C}, \, \text{unless otherwise noted}. \, \, \, \text{Typical values are at } T_{\text{A}} = 25^{\circ}\text{C}.$


Symbol	Description	Conditions	Min	Тур	Max	Units
V _{IN}	Input Voltage Range		2.7		5.5	V
V _{OUT}	Output Voltage Tolerance	$V_{IN} = V_{OUT} + 0.2 \text{ to } 5.5V,$ $I_{OUT} = 0 \text{ to } 700\text{mA}$	-3.0		+3.0	%
V _{UVLO}	Under-Voltage Lockout	V _{IN} Rising			2.5	V
VUVLO	Officer-voltage Lockout	V _{IN} Falling	1.2			v
V _{UVLO(HYS)}	Under-Voltage Lockout Hysteresis			250		mV
I _{IL}	Input Low Current	$V_{IN} = V_{FB} = 5.5V$			1.0	μA
I _{IH}	Input High Current	$V_{IN} = V_{FB} = 0V$			1.0	μA
IQ	Quiescent Supply Current	No Load, V_{FB} = 0V, V_{IN} = 4.2V T_A = 25°C		210	300	μA
I _{SHDN}	Shutdown Current	$V_{EN} = 0V, V_{IN} = 5.5V$			1.0	μA
I _{LIM}	Current Limit	$T_A = 25^{\circ}C$	1.2			Α
R _{DS(ON)H}	High Side Switch On Resistance	$T_A = 25^{\circ}C$		110	150	mΩ
R _{DS(ON)L}	Low Side Switch On Resistance	$T_A = 25^{\circ}C$		100	150	mΩ
η	Efficiency	$I_{OUT} = 300 \text{mA}, V_{IN} = 3.5 \text{V}$		92		%
$\Delta V_{OUT} (V_{OUT}^* \Delta V_{IN})$	Load Regulation	V_{IN} = 4.2V, I_{LOAD} = 0 to 700mA		±0.9		%
$\Delta V_{OUT}/V_{OUT}$	Line Regulation	$V_{IN} = 2.7V \text{ to } 5.5V$		±0.1		%/V
F _{osc}	Oscillator Frequency	$T_A = 25^{\circ}C$	600	850	1200	kHz
$V_{EN(L)}$	Enable Threshold Low				0.6	V
V _{EN(H)}	Enable Threshold High		1.4			V
T _{SD}	Over-Temperature Shutdown Threshold			140		°C
T _{HYS}	Over-Temperature Shutdown Hysteresis			15		°C

^{1.} The AAT1151 is guaranteed to meet performance specifications over the -40°C to +85°C operating range and is assured by design, characterization, and correlation with statistical process controls.



Typical Characteristics

Efficiency vs. Load Current (V_{OUT} = 2.5V; L = 4.2μH)



Efficiency vs. Load Current (V_{out} = 1.8V)

100

2.7V

80

3.6V

4.2V


No Load Supply Current vs. Input Voltage

300 250 T = 85°C T = -40°C T = 25°C T = -40°C 50 0 2.5 3 3.5 4 4.5 5 5.5 Input Voltage (V)


Frequency vs. Input Voltage

Load Current (mA)


1000



Output Voltage vs. Temperature




Load and Line Regulation






Typical Characteristics


Switching Frequency vs. Temperature




Output Ripple 1.8V, 50mA, V_{IN} = 3.6V Circuit of Figure 1



Line Transient Response 1.8V, 50mA Circuit of Figure 1




Output Ripple 1.8V, 0.7A, V_{IN} = 3.6V Circuit of Figure 1




Line Transient Response 1.8V, 0.7A

Circuit of Figure 1




Load Transient Response 50mA to 0.7A $V_{IN} = 3.6V - Circuit of Figure 1$






Typical Characteristics

Soft Start 1.8V, 0.7A, $V_{IN} = 3.6V$ Circuit of Figure 1




Output Ripple Circuit of Figure 1





Functional Block Diagram



Operation

Control Loop

The AAT1151 is a peak current mode buck converter. The inner wide bandwidth loop controls the peak current of the output inductor. The output inductor current is sensed through the P-channel MOSFET (high side) and is also used for short-circuit and overload protection. A fixed slope compensation signal is added to the sensed current to maintain stability. The loop appears as a voltage programmed current source in parallel with the output capacitor.

The voltage error amplifier output programs the current loop for the necessary inductor current to force a constant output voltage for all load and line conditions. The voltage feedback resistive divider is internal, dividing the output voltage to the error amplifier reference voltage of 1.0V. The voltage error amplifier does not have the large DC gain typical of most error amplifiers. This eliminates the need for external compensation components, while still providing sufficient DC loop gain for load regulation. The voltage loop crossover frequency and phase margin are set by the output capacitor value only.

PFM/PWM Operation


Light load efficiency is maintained by way of PFM control. The AAT1151 PFM control forces the peak inductor current to a minimum level regardless of load demand. At medium to high load demand, this has no effect on circuit operation and normal PWM controls take over. PFM reduces the switching frequency at light loads, thus reducing the associated switching losses.

Soft Start/Enable

Soft start increases the inductor current limit point in discrete steps when the input voltage or enable input is applied. It limits the current surge seen at the input and eliminates output voltage overshoot. When pulled low, the enable input forces the AAT1151 into a low-power, non-switching state. The total input current during shutdown is less than $1\mu A$.

Power and Signal Source

Separate small signal ground and power supply pins isolate the internal control circuitry from the noise associated with the output MOSFET switching. The low pass filter R1 and C2 in schematic Figure 1 filters the noise associated with the power switching.






Figure 1: AAT1151 Evaluation Board.

Current Limit and Over-Temperature Protection

For overload conditions, the peak input current is limited. As load impedance decreases and the output voltage falls closer to zero, more power is dissipated internally, raising the device temperature. Thermal protection completely disables switching when internal dissipation becomes excessive, protecting the device from damage. The junction over-temperature threshold is 140°C with 10°C of hysteresis.

Inductor

The output inductor is selected to limit the ripple current to some predetermined value, typically 20% to 40% of the full load current at the maximum input voltage. Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. During overload and transient conditions, the average current in the inductor can meet or exceed the current limit point of the AAT1151. These conditions can tolerate greater saturation in the inductor without degradation in converter performance. Some inductors may meet the

peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.

For a 1.0A load and the ripple set to 40% at the maximum input voltage, the maximum peak-to-peak ripple current is 280mA. The inductance value required is 2.84µH.

$$L = \frac{V_{OUT}}{I_O \cdot k \cdot F_S} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

$$= \left(\frac{1.5V}{1A \cdot 0.4 \cdot 850 \text{kHz}}\right) \left(\cdot \quad 1 - \frac{1.5V}{4.2V}\right)$$

$$= 2.84 \mu H$$

The factor "k" is the fraction of full load selected for the ripple current at the maximum input voltage. For ripple current at 40% of the full load current, the peak current will be 120% of full load. Selecting a standard value of 3.0µH gives 38% ripple current. A 3.0µH inductor selected from the Sumida CDRH5D28 series has a $24m\Omega$ DCR and a 2.4A DC current rating. At full load, the inductor DC loss is 24mW, which amounts to a 1.6% loss in efficiency.



Input Capacitor

The primary function of the input capacitor is to provide a low impedance loop for the edges of pulsed current drawn by the AAT1151. A low ESR/ESL ceramic capacitor is ideal for this function. To minimize stray inductance, the capacitor should be placed as close as possible to the IC. This keeps the high frequency content of the input current localized. minimizing radiated and conducted EMI while facilitating optimum performance of the AAT1151. Ceramic X5R or X7R capacitors are ideal for this function. The size required will vary depending on the load, output voltage, and input voltage source impedance characteristics. A typical value is around 10µF. The input capacitor RMS current varies with the input voltage and the output voltage. The equation for the RMS current in the input capacitor is:

$$I_{RMS} = I_O \cdot \sqrt{\frac{V_O}{V_{IN}} \cdot \left(1 - \frac{V_O}{V_{IN}}\right)}$$

The input capacitor RMS ripple current reaches a maximum when V_{IN} is two times the output voltage where it is approximately one half of the load current. Losses associated with the input ceramic capacitor are typically minimal and are not an issue. Proper placement of the input capacitor can be seen in the reference design layout in Figures 2 and 4.

Output Capacitor

Since there are no external compensation components, the output capacitor has a strong effect on loop stability. Lager output capacitance will reduce the crossover frequency with greater phase margin. For the 1.5V 1A design using the 4.1µH inductor, two 22µF capacitors provide a stable output. In addition to assisting stability, the output capacitor limits the output ripple and provides holdup during large load transitions. The output capacitor RMS ripple current is given by:

$$I_{RMS} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{L \cdot F_{S} \cdot V_{IN}}$$

For a ceramic capacitor, the ESR is so low that dissipation due to the RMS current of the capacitor is not a concern. Tantalum capacitors with sufficiently low ESR to meet output voltage ripple requirements also have an RMS current rating well beyond that actually seen in this application.

Layout

Figures 2 through 5 display the suggested PCB layout for the AAT1151. The following guidelines should be used to help ensure a proper layout.

- The input capacitor (C1) should connect as closely as possible to VP (Pin 5) and PGND (Pin 8).
- C2 and L1 should be connected as closely as possible. The connection L1 to the LX node should be as short as possible.
- The feedback trace (Pin 1) should be separate from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation.
- The resistance of the trace from the load return to the PGND (Pin 8) should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
- Low pass filter R1 and C3 provide a cleaner bias source for the AAT1151 active circuitry. C3 should be placed as closely as possible to SGND (Pin 2) and VCC (Pin 4). See Figures 2 and 7.






Figure 2: MSOP Evaluation Board Top Layer.




Figure 4: QFN Evaluation Board Top Side.




Figure 6: R3 vs. V_{OUT} for Adjustable Output Using the AAT1151-1.0V.




Figure 3: MSOP Evaluation Board Bottom Layer.





Figure 5: QFN Evaluation Board Bottom Side.



C1 Murata 10 μ F 6.3V X5R GRM42-6X5R106K6.3 C2, C4 MuRata 22 μ F 6.3V GRM21BR60J226ME39L X5R 0805 L1 Sumida CDRH3D16-3R3 NC

Figure 7: Adjustable Output Schematic.



Thermal Calculations

There are two types of losses associated with the AAT1151 output switching MOSFET: switching losses and conduction losses. Conduction losses are associated with the $R_{\rm DS(ON)}$ characteristics of the output switching device. At the full load condition, assuming continuous conduction mode (CCM), a simplified form of the total losses is given by:

$$P = \frac{I_O^2 \cdot (R_{DS(ON)H} \cdot V_O + R_{DS(ON)L} \cdot (V_{IN} \cdot V_O))}{V_{IN}}$$
$$+ (t_{SW} \cdot F_S \cdot I_O \cdot V_{IN} + I_O) \cdot V_{IN}$$

where I_{α} is the AAT1151 quiescent current.

Once the total losses have been determined, the junction temperature can be derived from the θ_{JA} for the MSOP-8 package.

$$T_J = P \cdot \theta_{JA} + T_{AMB}$$

Adjustable Output

For applications requiring an output other than the fixed available, the 1V version can be programmed externally. Resistors R3 and R4 of Figure 7 force the output to regulate higher than 1 volt. R4 should be 100 times less than the $1M\Omega$ internal resistance of the FB pin (recommended $10k\Omega$). Once R4 is selected, R3 can be calculated. For a 1.25 volt output with R4 set to $10.0k\Omega$, R3 is $2.55k\Omega$.

$$R3 = (V_0 - 1) \cdot R4 = 0.25 \cdot 10k\Omega = 2.55k\Omega$$



Design Example

Specifications

I_{OUT} 0.7A

 I_{RIPPLE} 40% of Full Load at Max V_{IN}

V_{OUT} 1.5V

V_{IN} 2.7V to 4.2V (3.6V nominal)

 F_S 850kHz T_{AMB} 85°C

Maximum Input Capacitor Ripple

$$I_{RMS} = I_O \cdot \sqrt{\frac{V_O}{V_{IN}} \cdot \left(1 - \frac{V_O}{V_{IN}}\right)} = 0.35 Arms, V_{IN} = 2 \cdot V_O$$

 $P = esr \cdot I_{RMS}^{2} = 5m\Omega \cdot 0.35^{2} A = 0.6mW$

Inductor Selection

$$L = \frac{V_{OUT}}{I_{O} \cdot k \cdot F_{S}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right) = \frac{1.5V}{0.7A \cdot 0.4 \cdot 850 kHz} \cdot \left(1 - \frac{1.5V}{4.2V}\right) = 4.05 \mu H$$

Select Sumida inductor CDRH3D16 $3.3\mu H$ $63m\Omega$ 1.8mm height.

$$\Delta I = \frac{V_O}{L \cdot F_S} \cdot \left(1 - \frac{V_O}{V_{IN}} \right) = \frac{1.5V}{3.3 \mu H \cdot 850 kHz} \cdot \left(1 - \frac{1.5V}{4.2V} \right) = 340 mA$$

$$I_{PK} = I_{OUT} + \frac{\Delta I}{2} = 0.7A + 0.17A = 0.87A$$

$$P = I_0^2 \cdot DCR = (0.7)^2 \cdot 63m\Omega = 31mW$$

Output Capacitor Ripple Current

$$I_{\text{RMS}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{\text{OUT}} \cdot (V_{\text{IN}} - V_{\text{OUT}})}{L \cdot F_{\text{S}} \cdot V_{\text{IN}}} \ = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{1.5 \text{V} \cdot (4.2 \text{V} - 1.5 \text{V})}{3.3 \mu \text{H} \cdot 850 \text{kHz} \cdot 4.2 \text{V}} = 99 \text{mArms}$$

Pesr = esr
$$\cdot$$
 I_{RMS}² = 5m Ω \cdot 99² mA = 50 μ W



AAT1151 Dissipation

$$P_{\text{TOTAL}} = \frac{I_{\text{O}}^{2} \cdot (R_{\text{DS(ON)H}} \cdot V_{\text{O}} + R_{\text{DS(ON)L}} \cdot (V_{\text{IN}} - V_{\text{O}}))}{V_{\text{IN}}} + (t_{\text{sw}} \cdot F_{\text{S}} \cdot I_{\text{O}} + I_{\text{Q}}) \cdot V_{\text{IN}}$$

$$= \frac{(0.7\text{A})^{2} \cdot (0.2\Omega \cdot 1.5\text{V} + 0.187\Omega \cdot (4.2\text{V} - 1.5\text{V}))}{4.2\text{V}} + (20\text{nsec} \cdot 850\text{kHz} \cdot 0.7\text{A} + 0.3\text{mA}) \cdot 4.2\text{V} = 0.145\text{W}$$

$$T_{J(MAX)} = T_{AMB} + \Theta_{JA} \cdot P_{LOSS} = 85^{\circ}C + 150^{\circ}C/W \cdot 0.145W = 107^{\circ}C \quad (MSOP-8)$$

= 85°C + 50°C/W \cdot 0.145W = 92°C \quad (QFN33-16)

Manufacturer	Part Number	Value	Max DC Current	DCR (Ω)	Size (mm) L×W×H	Туре
TaiyoYuden	NPO5DB4R7M	4.7µH	1.4A	0.038	5.9 x 6.1 x 2.8	Shielded
Toko	A914BYW-3R5M-D52LC	3.5µH	1.34A	0.073	5.0 x 5.0 x 2.0	Shielded
Sumida	CDRH5D28-3R0	3.0µH	2.4A	0.024	5.7 x 5.7 x 3.0	Shielded
Sumida	CDRH5D28-4R2	4.2µH	2.2A	0.031	5.7 x 5.7 x 3.0	Shielded
Sumida	CDRH5D18-4R1	4.1µH	1.95A	0.057	5.7 x 5.7 x 2.0	Shielded
MuRata	LQH55DN4R7M03	4.7µH	2.7A	0.041	5.0 x 5.0 x 4.7	Non-Shielded
MuRata	LQH66SN4R7M03	4.7µH	2.2A	0.025	6.3 x 6.3 x 4.7	Shielded
MuRata	CDRH3D16-3R3	3.3µH	1.1A	0.063	3.8 x 3.8 x 1.8	Shielded

Table 1: Surface Mount Inductors.

Manufacturer	Part Number	Value	Voltage	Temp. Co.	Case
MuRata	GRM40 X5R 106K 6.3	10µF	6.3V	X5R	0805
MuRata	GRM42-6 X5R 106K 6.3	10µF	6.3V	X5R	1206
MuRata	GRM21BR60J226ME39L	22µF	6.3V	X5R	0805
MuRata	GRM21BR60J106ME39L	10μF	6.3V	X5R	0805

Table 2: Surface Mount Capacitors.



Ordering Information


Output Voltage ¹	Package	Marking ²	Part Number (Tape and Reel) ³
1.0V (Adj V _{OUT} ≥ 1.0V)	MSOP-8	JHXYY	AAT1151IKS-1.0-T1
1.0V (Adj V _{OUT} ≥ 1.0V)	QFN33-16	JHXYY	AAT1151IVN-1.0-T1
1.8V	MSOP-8	JIXYY	AAT1151IKS-1.8-T1
1.8V	QFN33-16	JIXYY	AAT1151IVN-1.8-T1
2.5V	MSOP-8	JJXYY	AAT1151IKS-2.5-T1
2.5V	QFN33-16	JJXYY	AAT1151IVN-2.5-T1
3.3V	MSOP-8	NKXYY	AAT1151IKS-3.3-T1



All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/pbfree.

Package Information⁴

MSOP-8





All dimensions in millimeters.

- 1. Contact local sales office for custom options.
- 2. XYY = assembly and date code.
- 3. Sample stock is generally held on part numbers listed in BOLD.
- 4. The leadless package family, which includes QFN, TQFN, DFN, TDFN and STDFN, has exposed copper (unplated) at the end of the lead terminals due to the manufacturing process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.




QFN33-16





Bottom View



All dimensions in millimeters.

© Advanced Analogic Technologies, Inc.

AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. AnalogicTech warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with AnalogicTech's standard warranty. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed.

AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.

Advanced Analogic Technologies, Inc.

830 E. Arques Avenue, Sunnyvale, CA 94085 Phone (408) 737-4600 Fax (408) 737-4611



16