									REVIS	IONS										
LTR					[DESCR	IPTIO	N					D	ATE (Y	R-MO-	DA)		APPF	OVED	
В	Chan	ges IA\	W NOR	5962-R	096-98	8 lgt								98-(04-24		N	lonica L	. Poelkir	ng
С			CAGE F									e III.		01-0	02-06		F	Raymon	d Monni	in
D	Add case outline Z jak												01-(07-23		- T	Thomas	M. Hes	s	
The first pag Current C						chang	ed.													
REV																				
SHEET																				
REV	D	D	D	D	D															
SHEET	14	15	16	17	18															
REV STATUS				REV	,		D	С	D	С	С	С	С	С	С	С	D	С	С	С
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREI	PARED) BY														
				G	reg A.	Pitz					D	EFEN	SE S	UPPL	Y CE	NTER	COL	UMB	JS	
	NDA			CHE	CKED	BY				COLUMBUS, OHIO 43216 http://www.dscc.dla.mil										
MICROCIRCUIT DRAWING			Daniel A. DiCenzo								nttp)://WV	vw.as	CC.01	a.mii					
THIS DRAWI		\\/A11 /			ROVE) BY				MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL										
FOR L	ING IS A JSE BY RTMEN	ALL	NULE		0. R. Co					BUF	FER/	LINE	DRIV	'ER V						~L
AND AGE			IE			APPRC	OVAL D	DATE		MOI	NOLIT	THIC S	SILIC	ON						
DEPARTME	NT OF	DEFEI	NSE			87-0	5-15													
AM	ISC N/A	Ą		REVI	SION	LEVEL				SI			SE CO			5	5962-	·8755	50	
						L	,			SHEI		1	493	3			,50Z	515		
										SITE	- 1		1	OF	18					

DSCC FORM 2233 APR 97


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following examples.

For device classes M and Q:



Drawing number

1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54AC240	Octal buffer/line driver with 3-state inverted outputs
02	54AC11240	Octal buffer/line driver with 3-state inverted outputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	<u> </u>	Device requiremer	nts documentation	
М			uirements for MIL-STD-8 rdance with MIL-PRF-38	
Q or V	Certification and	I qualification to M	IIL-PRF-38535	
STANDARD MICROCIRCUIT DR	RAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTE	R COLUMBUS		REVISION LEVEL	SHEET

С

2

COLUMBUS, OHIO 43216-5000

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
J	GDIP1-T24 or CDIP2-T24	24	Dual-in-line
K	GDFP2-F24 or CDFP3-F24	24	Flat pack
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
Х	See figure 1	20	Flat pack
Z	GDFP1-G20	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier
3	CQCC1-N28	28	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V_{CC})DC input voltage range (V_{IN})	
DC output voltage range (V _{OUT})	
Clamp diode current (I _{IK} , I _{OK})	±20 mA
DC output current	±50 mA
DC V _{CC} or GND current (per pin)	±50 mA
Storage temperature range (T _{STG})	65°C to +150°C
Maximum power dissipation (P _D)	500 mW
Lead temperature (soldering, 10 seconds)	+245°C
Thermal resistance, junction-to-case (θ _{JC})	See MIL-STD-1835
Junction temperature (T _J)	+175°C <u>4</u> /

1.4 <u>Recommended operating conditions</u>. 2/3/5/

Supply voltage range (V _{CC})	+2.0 V dc to +6.0 V dc
Input voltage range (V _{IN})	
Output voltage range (V _{OUT})	+0.0 V dc to V_{CC}
Case operating temperature range (T _c)	55°C to +125°C
Input rise or fall times:	
V _{cc} = 3.6 V	0 to 8 ns/V
V _{cc} = 5.5 V	0 to 8 ns/V

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<u>2</u>/ Unless otherwise noted, all voltages are referenced to GND.

3/ The limits for the parameters specified herein shall apply over the full specified V_{cc} range and case temperature range of -55°C to +125°C.

4/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

 $\frac{5}{2}$ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions: V_{IH} ≥ 70% V_{CC}, V_{IL} ≤ 30% V_{CC}, V_{OH} ≥ 70% V_{CC} @ -20µA, V_{OL} ≤ 30% V_{CC} @ 20 µA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standardized for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Applications for copies should be addressed to the Electronics Industries Alliance, 2001 Eye Street, NW, Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with figure 1 and 1.2.4 herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 4

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Truth table. The truth table shall be as specified on figure 3.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	5

test method <u>1</u> /		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$	type		subgroups	1		Ur
		+3.0 V \leq V _{CC} \leq +5.5 V unless otherwise specified	and Device class			Min	Max	-
Positive input clamp voltage 3022	V _{IC+}	For input under test, $I_{IN} = 1.0 \text{ mA}$	All	0.0 V	1	0.4	1.5	
Negative input clamp voltage 3022	V _{IC-}	For input under test, $I_{IN} = -1.0 \text{ mA}$	All V	Open	1	-0.4	-1.5	\
High level output voltage	V _{OH}	$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -50 \ \mu A$	n All All	3.0 V	1, 2, 3	2.9		\
3006	<u>4</u> /		All All	4.5 V		4.4		1
			All All	5.5 V		5.4		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -12$ mA	n All All	3.0 V	1	2.56		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum		4.5 V	2, 3 1 2, 3	2.4 3.86		_
		l _{OH} = -24 mA	All All All	5.5 V	2, 3 1 2, 3	3.7 4.86 4.7		-
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -50$ mA		5.5 V	2, 3	4.7 3.85		-
Low level output voltage	V _{OL}	$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = 50 \ \mu A$		3.0 V	1, 2, 3		0.1	,
3007	<u>4</u> /		All All	4.5 V			0.1	1
			All All	5.5 V			0.1	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = 12$ mA	n All All	3.0 V	1	- 	0.36	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = 24$ mA	n All All	4.5 V	2, 3 1 2, 3		0.5 0.36 0.5	4
			All	5.5 V	1 2, 3	[]	0.36	4
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = 50$ mA		5.5 V	1, 2, 3		1.65	1_
High level input voltage	V _{IH}		All All	3.0 V	1, 2, 3	2.1		_
	<u>5</u> /		All All	4.5 V	' 	3.15	_ 	
			All	5.5 V	1.0.0	3.85	0.0	
Low level input voltage	∨ _{IL} <u>5</u> /		All All All	3.0 V 4.5 V	1, 2, 3		0.9 1.35	_
	<u>.</u>		All	4.5 V	! -	 	1.65	_
			All					
e footnotes at end o	f table.							
	STANDA	ARD F DRAWING	SIZE A			5	5962-87	75

С

6

COLUMBUS, OHIO 43216-5000

test method 1/		•		subgroups	Limits <u>3</u> /			
		+3.0 V \leq V _{CC} \leq +5.5 V unless otherwise specified	and Device class		-	Min	Max	
Input leakage current low 3009	Ι _{ΙL}	V _{IN} = 0.0 V	All All	5.5 V	1		-0.1	μ
Input leakage current high 3010	Ін	V _{IN} = 5.5 V	All All	5.5 V	2,3		-1.0 0.1	μ
Quiescent supply current, output high 3005	Іссн	$V_{IN} = V_{CC}$ or GND $I_0 = 0 A$	All All	5.5 V	2, 3 1		<u>1.0</u> 4	μ
Quiescent supply current, output low 3005	I _{CCL}	$V_{IN} = V_{CC}$ or GND $I_0 = 0$ A	All All	5.5 V	2, 3 1		<u>80</u> 4	μ
Quiescent supply current, output low 3005	Iccz	$V_{IN} = V_{CC}$ or GND $I_0 = 0$ A	All All	5.5 V	2,3		80 4	μ
Off-state output leakage current high	Іогн	$V_{0UT} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}$	All All	5.5 V	2, 3 1 2, 3		80 0.5 5	μ
Off-state output leakage current low	lozl	V _{OUT} = 0.0 V, V _{IN} = 0.0 V	All All	5.5 V	1 2, 3		-0.5 -5	μ.
Input capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C	All All	5.0 V	4		8.0	р
Power dissipation capacitance	С _{РD} <u>6</u> /	See 4.4.1c T _C = +25°C, f = 1 MHz	All All	5.0 V	4		55.0	р
Functional tests 3014	<u>7</u> /	See 4.4.1b $V_{IN} = V_{IH} \text{ or } V_{IL}$ Verify output V_{OUT}	All All	3.0 V	7, 8	L	Н	
e footnotes at end of	table.			5.5 V	7, 8	L	Н	

SIZE

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

		TABLE I. Electrical performa	ince chara	acteristics	- continu	ied.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +3.0 V \leq V _{CC} \leq +5.5 V		Device type and	V _{cc}	Group A subgroups	Lii	mits <u>3</u> /	Unit
_		unless otherwise specifi		Device class		-	Min	Max	
Propagation delay time, high to low low to high, mAn to mYn	t _{РНL} <u>8</u> /	$T_{c} = +25^{\circ}C$ $C_{L} = 50 \text{ pF minimum}$ $R_{L} = 500\Omega$ See figure 5		Ali Ali	3.0 V	9	1.0	9.0	ns
3003			F	All All	4.5 V		1.0	7.0	-
	t _{PLH}		-	All	3.0 V	-	1.0	9.5	
	<u>8</u> /			All All	4.5 V		1.0	7.5	
	^t рнL <u>8</u> /	$T_c = -55^{\circ}C$ and $+125^{\circ}C$ $C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$ See figure 5		Ali Ali	3.0 V	10, 11	1.0	10.5	ns
			F	All All	4.5 V	·	1.0	8.0	
	t _{PLH}		F	All All	3.0 V	-	1.0	11.0	
	<u>8</u> /			All All	4.5 V		1.0	8.5	
Output enable time, high to low low to high,	^t рzн <u>8</u> /	$T_{c} = +25^{\circ}C$ $C_{L} = 50 \text{ pF minimum}$ $R_{L} = 500\Omega$		All All	3.0 V	9	1.0	10.5	ns
OEn to mYn 3003		See figure 5		All All	4.5 V		1.0	7.5	
0000	t _{PZL}			All All	3.0 V		1.0	11.0	
	<u>8</u> /			All All	4.5 V		1.0	8.5	
	^t рzн <u>8</u> /	$T_c = -55^{\circ}C$ and $+125^{\circ}C$ $C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$ See figure 5		Ali Ali	3.0 V	10, 11	1.0	11.5	ns
		See ligure 5		Ali Ali	4.5 V		1.0	9.0	
	t _{PZL}			All All	3.0 V		1.0	13.0	_
	<u>8</u> /			All All	4.5 V	-	1.0	10.5	
Output disable time, high to low low to high,	^t рнz <u>8</u> /	$T_{c} = +25^{\circ}C$ $C_{L} = 50 \text{ pF minimum}$ $R_{L} = 500\Omega$		Ali Ali	3.0 V	9	1.0	10.0	ns
OEn to mYn 3003		See figure 5		All All	4.5 V		1.0	9.0	
	t _{PLZ}			Ali Ali	3.0 V		1.0	11.0	
	<u>8</u> /			All All	4.5 V		1.0	9.0	
See footnotes at end of	tee footnotes at end of table.								
	STANDA CIRCUIT	RD DRAWING		ZE A				5962-87	7550
	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISIO	ON LEVEL C	:	SHEET	8

DSCC FORM 2234 APR 97

Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +3.0 V \leq V _{CC} \leq +5.5 V	Device type and	V _{CC}	Group A subgroups	_		Unit
		unless otherwise specified	Device class			Min	Max	1
Output disable time, high to low low to high, OEn to mYn	$\begin{array}{c c} \text{me, high to low} \\ \text{w to high,} \\ \hline \end{array} \\ \begin{array}{c} \text{S} \\ \text$	$T_c = -55^{\circ}C$ and +125°C $C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$ See figure 5	All All	3.0 V	10, 11	1.0	12.5	ns
3003			All All	4.5 V		1.0	10.5	
	t _{PLZ}		All All	3.0 V		1.0	13.5	
	<u>8</u> /		All All	4.5 V		1.0	11.0	

TABLE I. <u>Electrical performance characteristics</u> - Continued.

1/ For tests not listed in the referenced MIL-STD-883, [e.g. V_{IH}, V_{IL}], utilize the general test procedure under the conditions listed herein.

2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:

- a. V_{IC} (pos) tests, the GND terminal can be open. $T_C = +25^{\circ}C$.
- b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. T_C = +25°C.

c. All I_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

Additional detailed information on qualified devices (i.e. pin for pin conditions and testing sequence) is available from the qualifying activity (DSCC-VQC) upon request.

- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 3.0 V \leq V_{CC} \leq 3.6 V and 4.5 V \leq V_{CC} \leq 5.5 V.
- $\underline{4}$ / The V_{OH} and V_{OL} tests shall be tested at V_{CC} = 3.0 V and 4.5 V. The V_{OH} and V_{OL} tests are guaranteed, if not tested, for other values of V_{CC}. Limits shown apply to operation at V_{CC} = 3.3 V ±0.3 V and V_{CC} = 5.0 V ±0.5 V. Tests with input current at +50 mA or -50 mA are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = V_{IH} minimum and V_{IL} maximum.
- 5/ The V_{IH} and V_{IL} tests are not required if applied as forcing functions for V_{OH} and V_{OL} tests.
- 6/ Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and dynamic current consumption (I_s). Where

$$P_{D} = (C_{PD} + C_{L}) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$$


$$I_{S} = (C_{PD} + C_{L}) V_{CC}f + I_{CC}$$

f is the frequency of the input signal and C_L is the external output load capacitance.

- <u>7</u>/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. For V_{OUT} measurements, $L \le 0.3V_{CC}$ and $H \ge 0.7V_{CC}$.
- 8/ For propagation delay tests, all paths must be tested. AC limits at $V_{CC} = 5.5$ V are equal to the limits at $V_{CC} = 4.5$ V and guaranteed by testing at $V_{CC} = 4.5$ V. AC limits at $V_{CC} = 3.6$ V are equal to limits at $V_{CC} = 3.0$ V and guaranteed by testing at $V_{CC} = 3.0$ V. Minimum ac limits for $V_{CC} = 5.5$ V are 1.0 ns and guaranteed by guardbanding the $V_{CC} = 4.5$ V minimum limits to 1.5 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	9

Case outline X



Dimensions					
Symbol	Inches		Millim	eters	
	Min	Max	Min	Max	
А	.045	.085	1.14	2.16	
b	.015	.019	0.38	0.48	
с	.003	.006	0.076	0.152	
D	.505	.515	12.83	13.08	
Е	.275	.285	6.99	7.24	
е	.045	.055	1.14	1.40	
L	.250	.370	6.35	9.39	
Q	.010		0.25		
Ν	20)	2	0	

FIGURE 1. Case outlines.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	10

Device type	01	()2
Case outlines	R, S, 2, X, and Z	J and K	3
Terminal number	Ter	minal symbol	
1	OE1	1Y1	NC
2	1A1	2Y1	Vcc
3	4Y2	3Y1	4A1
4	2A1	4Y4	3A1
5	3Y2	GND	2A1
6	3A1	GND	1A1
7	2Y2	GND	OE1
8	4A1	GND	NC
9	1Y2	1Y2	1Y1
10	GND	2Y2	2Y1
11	1A2	3Y2	3Y1
12	4Y1	4Y2	4Y1
13	2A2	OE2	GND
14	3Y1	4A2	GND
15	3A2	3A2	NC
16	2Y1	2A2	GND
17	4A2	1A2	GND
18	1Y1	Vcc	1Y2
19	OE2	Vcc	2Y2
20	Vcc	4A1	3Y2
21		3A1	
22		2A1	4Y2 NC
23		1A1	OE2
24		OE1	4A2
25			3A2
26			2A2
27			1A2
28			Vcc

NC = No connection


FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	11

Inputs		Outputs
OE1, OE2	A	Ŷ
L	L	н
L	Н	L
Н	х	Z

FIGURE 3. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	12








FIGURE 4. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 13





Notes :

- 1. When measuring t_{PLH}/t_{PHL} and t_{PHZ}/t_{PZH} : V_{TEST} = open. When measuring t_{PLZ}/t_{PZL} : V_{TEST} = 2 x V_{CC}.
- 2. $C_L = 50 \text{ pF}$ or equivalent, (includes probe and jig capacitance).
- 3. $R_L = 500\Omega$ or equivalent.
- 4. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to V_{CC} ; PRR $\leq 1 \text{ MHz}$; $Z_0 = 50\Omega$; tr $\leq 3.0 \text{ ns}$; t_f $\leq 3.0 \text{ ns}$; t_r and t_f shall be measured from 10% of V_{CC} to 90% of V_{CC} and from 90% of V_{CC} to 10% of V_{CC}, respectively; duty cycle = 50 percent.
- 5. Timing parameters shall be tested at a minimum input frequency of 1MHz.
- 6. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	14

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	15

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2</u> /, <u>3</u> / 1, 2, 3, 7, 8, 9
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE II. Electrical test requirements.

<u>1</u>/ PDA applies to subgroup 1.
 <u>2</u>/ PDA applies to subgroups 1, 7 and deltas.
 <u>3</u>/ Delta limits as specified in table III shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

Parameter	Symbol	Delta Limits
	Symbol	
Quiescent current	lcc	±300 nA
Input current	l _{IL}	±20 nA
low level		
Input current	Ін	±20 nA
high level		
Output voltage	Vol	±0.04 V
low level		
$V_{cc} = 5.5 V$		
loL = 24 mA		
Output voltage	V _{OH}	±0.2 V
high level		
$V_{cc} = 5.5 V$		
l _{он} = -24 mA		

TABLE III.	Burn-in and operating life test Delta p	parameters (+	25°C).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	16

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	17

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87550
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 18

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 01-07-23

Approved sources of supply for SMD 5962-87550 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

	1/ 1	N/ 1
Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5000 075500404	27014	54AC240LMQB
5962-87550012A	01295	SNJ54AC240FK
5962-8755001RA	27014	54AC240DMQB
	01295	SNJ54AC240J
5962-8755001SA	27014	54AC240FMQB
	01295	SNJ54AC240W
5962-8755001XA	F8859	54AC240K02Q
	10000	o into 2 honto 2 d
5962-8755001ZA	27014	54AC240WG-QML
5962-8755001VXA	F8859	54AC240K02V
5962-8755001XC	F8859	54AC240K01Q
5962-8755001VXC	F8859	54AC240K01V
5962-87550023A	<u>3</u> /	SNJ54AC11240FK
5962-8755002JA	<u>3</u> /	SNJ54AC11240J
5962-8755002KA	<u>3</u> /	SNJ54AC11240W

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number_	Vendor name and address	
27014	National Semicondu 2900 Semiconducto P.O. Box 58090 Santa Clara, CA 95 Point of contact:	5052-8090
F8859	ST Microelectronics 3 rue de Suisse BP4199 35041 RENNES ce	
01295	Texas Instruments, 13500 North Centra P.O. Box 655303 Dallas, TX 75265 Point of contact:	

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.