HM5425161B Series HM5425801B Series HM5425401B Series

256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword × 16-bit × 4-bank/8-Mword × 8-bit × 4-bank/ 16-Mword × 4-bit × 4-bank

HITACHI

ADE-203-1077 (Z) Preliminary Rev. 0.0 Jun. 28, 1999

Description

The HM5425161B, the HM5425801B and the HM5425401B are the Double Data Rate (DDR) SDRAM devices. Read and write operations are performed at the cross points of the CLK and the $\overline{\text{CLK}}$. This high speed data transfer is realized by the 2-bit prefetch piplined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode resistor, the on-chip Delay Locked Loop (DLL) can be set enable or disable.

Features

- JEDEC standard compatible devices
- 2.5 V power supply
- SSTL-2 interface for all inputs and outputs
- Clock frequency: 143 MHz/133 Mhz/125 MHz/100 MHz
- Data inputs, outputs, and DM are synchronized with DQS
- 4 banks can operate simultaneously and independently
- Burst read/write operation
- Programmable burst length: 2/4/8
 - Burst read stop capability
- Programmable burst sequence
 - Sequential
 - Interleave

Preliminary: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.



• Start addressing capability

— Even and Odd

• Programmable CAS latency: 2/2.5

• 8192 refresh cycles: 7.8 µs (8192 row/64 ms)

• 2 variations of refresh


- Auto refresh

- Self refresh

Ordering Information

Type No.	Frequency	Package
HM5425161BTT-75A	143 MHz/133 MHz	400-mill 66-pin plastic TSOP II (TTP-66D)
HM5425161BTT-75B	133 MHz/100 MHz	
HM5425161BTT-10	125 MHz/100 MHz	
HM5425801BTT-75A	143 MHz/133 MHz	
HM5425801BTT-75B	133 MHz/100 MHz	
HM5425801BTT-10	125 MHz/100 MHz	
HM5425401BTT-75A	143 MHz/133 MHz	
HM5425401BTT-75B	133 MHz/100 MHz	
HM5425401BTT-10	125 MHz/100 MHz	


Pin Arrangement (HM5425161B)



Pin Description

Pin name	Function					
A0 to A14	Address input					
	— Row address A0 to A12					
	Column address A0 to A8					
	Bank select address A13 (BA1)/A14 (BA0)					
DQ0 to DQ15	Data-input/output					
DQSU	Upper input and output data strobe					
DQSL	Lower input and output data strobe					
CS	Chip select					
RAS	Row address strobe command					
CAS	Column address strobe command					
WE	Write enable					
DMU	Upper byte input mask					
DML	Lower byte input mask					
CLK	Clock input					
CLK	Differential clock input					
CKE	Clock enable					
V _{REF}	Input reference voltage					
V _{cc}	Power for internal circuit					
V_{ss}	Ground for internal circuit					
V _{CCQ}	Power for DQ circuit					
V _{SSQ}	Ground for DQ circuit					
NC	No connection					

Pin Arrangement (HM5425801B)



Pin Description

Pin name	Function
A0 to A14	Address input
	— Row address A0 to A12
	Column address A0 to A9
	Bank select address A13 (BA1)/A14 (BA0)
DQ0 to DQ7	Data-input/output
DQS	Input and output data strobe
CS	Chip select
RAS	Row address strobe command
CAS	Column address strobe command
WE	Write enable
DM	Input mask
CLK	Clock input
CLK	Differential clock input
CKE	Clock enable
V _{REF}	Input reference voltage
V _{cc}	Power for internal circuit
V _{SS}	Ground for internal circuit
V _{CCQ}	Power for DQ circuit
V _{SSQ}	Ground for DQ circuit
NC	No connection


Pin Arrangement (HM5425401B)

	66-pin TSOP	
v _{cc} ⊑		66 V _{SS}
NC D	2	65 NC
V _{CCQ} =	3	64 V _{SSQ}
NC I	4	63 NC
DQ0 🗆	5	62 DQ3
V _{SSQ} <u></u>	6	61 V _{CCQ}
NC [7	60 NC
NC 🗆	8	59 NC
V _{CCQ} [9	58 V _{SSQ}
NC [10	57 NC
DQ1] 11	56 DQ2
V _{SSQ} _	12	55 V _{CCQ}
NC 🗆	13	54 NC
NC [14	53 NC
V _{CCQ} _	15	52 V _{SSQ}
NC L] 16	51 DQS
NC [17	50 NC
V _{cc} [18	49 V _{REF}
NC L	19	48 🔲 V _{SS}
NC [20	47 DM_
WE _	21	46 CLK
CAS	22	45 CLK
RAS	23	44 CKE
cs [24	43 NC
NC _	25	42 A12
A14 _	26	41 A11
A13 _	27	40 A9
A10/AP	28	39 A8
A0 ☐ A1 ☐	29 30	38
A1 L A2 [31	37 A6 36 A5
A2 L A3 L	32	35 A4
V _{cc}	33	34 V _{SS}
▼GC L		
	(Top view)	

Pin Description

Pin name	Function
A0 to A14	Address input
	— Row address A0 to A12
	Column address A0 to A9, A11
	Bank select address A13 (BA1)/A14 (BA0)
DQ0 to DQ3	Data-input/output
DQS	Output data strobe
CS	Chip select
RAS	Row address strobe command
CAS	Column address strobe command
WE	Write enable
DM	Input mask
CLK	Clock input
CLK	Differential clock input
CKE	Clock enable
V _{REF}	Input reference voltage
V _{cc}	Power for internal circuit
$\overline{V_{SS}}$	Ground for internal circuit
V _{CCQ}	Power for DQ circuit
V _{SSQ}	Ground for DQ circuit
NC	No connection

Block Diagram



Pin Functions (1)

CLK, CLK (input pin): The CLK and the CLK are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross point of the CLK rising edge and the V_{REF} level. When a read operation, DQSs and DQs are referred to the cross point of the CLK and the \overline{CLK} . When a write operation, DMs and DQs are referred to the cross point of the DQS and the V_{REF} level. DQSs for write operation are referred to the cross point of the CLK and the \overline{CLK} .

 $\overline{\text{CS}}$ (input pin): When $\overline{\text{CS}}$ is Low, commands and data can be input. When $\overline{\text{CS}}$ is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

RAS, CAS, and WE (input pins): These pins define operating commands (read, write, etc.) depending on the combinations of their voltage levels. See "Command operation".

A0 to A12 (input pins): Row address (AX0 to AX12) is determined by the A0 to the A12 level at the cross point of the CLK rising edge and the V_{REF} level in a bank active command cycle. Column address (AY0 to AY8; the HM5425161B, AY0 to AY9; the HM5425801B, AY0 to AY9, AY11; the HM5425401B) is loaded via the A0 to the A9 at the cross point of the CLK rising edge and the V_{REF} level in a read or a write command cycle. This column address becomes the starting address of a burst operation.

A10 (**AP**) (**input pin**): A10 defines the precharge mode when a precharge command, a read command or a write command is issued. If A10 = High when a precharge command is issued, all banks are precharged. If A10 = Low when a precharge command is issued, only the bank that is selected by A13 (BA1)/A14 (BA0) is precharged. If A10 = High when read or write command, auto-precharge function is enabled. While A10 = Low, auto-precharge function is disabled.

A13 (BA1)/A14 (BA0) (input pin): A13 (BA1)/A14 (BA0) are bank select signals. The memory array is divided into bank 0, bank 1, bank 2 and bank 3. If A13 = Low and A14 = Low, bank 0 is selected. If A13 = High and A14 = Low, bank 1 is selected. If A13 = Low and A14 = High, bank 2 is selected. If A13 = High and A14 = High, bank 3 is selected.

CKE (input pin): CKE controls power down and self-refresh. The power down and the self-refresh commands are entered when the CKE is driven Low and exited when it resumes to High.

The CKE level must be kept for 1 CLK cycle (= t_{CKEPW}) at least, that is, if CKE changes at the cross point of the CLK rising edge and the V_{REF} level with proper setup time t_{IS} , by the next CLK rising edge CKE level must be kept with proper hold time t_{IH} .

Pin Functions (2)

DM, DMU/DML (input pins): DM (the HM5425801B and the HM5425401B), DMU/DML (the HM5425161B) are the reference signals of the data input mask function. DMs are sampled at the cross point of DQS and V_{REF} . DMU/DML provide the byte mask function. When DMU/DML = High, the data input at the same timing are masked while the internal burst counter will be count up. DML controls the lower byte (DQ0 to DQ7) and DMU controls the upper byte (DQ8 to DQ15) of write data.

DQ0 to DQ15 (input and output pins): Data are input to and output from these pins (the DQ0 to the DQ15; the HM5425161B, the DQ0 to the DQ7; the HM5425801B, the DQ0 to the DQ3; the HM5425401B).

DQS, **DQSU/DQSL** (input and output pin): DQS (the HM5425801B and the HM5425401B), DQSU/DQSL (the HM5425161B) provide the read data strobes (as output) and the write data strobes (as input). DQSL is the lower byte (DQ0 to DQ7) data strobe signal, DQSU is the upper byte (DQ8 to DQ15) data strobe signal.

 $V_{\rm CC}$ and $V_{\rm CCQ}$ (power supply pins): 2.5 V is applied. ($V_{\rm CC}$ is for the internal circuit and $V_{\rm CCQ}$ is for the output buffer.)

 V_{ss} and V_{ssQ} (power supply pins): Ground is connected. (V_{ss} is for the internal circuit and V_{ssQ} is for the output buffer.)

Command Operation

Command Truth Table

The HM5425161B, the HM5425801B and HM5425401B recognize the following commands specified by the $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and address pins. All other combinations than those in the table below are illegal.

		CKE	•								
Command	Symbol	n – '	1 n	cs	RAS	CAS	WE	BA1	BA0	AP	Address
Ignore command	DESL	Н	×	Н	×	×	×	×	×	×	×
No operation	NOP	Н	×	L	Н	Н	Н	×	×	×	×
Burst stop in read command	BST	Н	×	L	Н	Н	L	×	×	×	×
Column address and read command	READ	Н	×	L	Н	L	Н	٧	٧	L	V
Read with auto-precharge	READA	Н	×	L	Н	L	Н	٧	٧	Н	٧
Column address and write command	WRIT	Н	×	L	Н	L	L	٧	٧	L	V
Write with auto-precharge	WRITA	Н	×	L	Н	L	L	٧	٧	Н	V
Row address strobe and bank active	ACTV	Н	×	L	L	Н	Н	٧	٧	٧	V
Precharge select bank	PRE	Н	×	L	L	Н	L	٧	٧	L	×
Precharge all bank	PALL	Н	×	L	L	Н	L	×	×	Н	×
Refresh	REF	Н	Н	L	L	L	Н	×	×	×	×
	SELF	Н	L	L	L	L	Н	×	×	×	×
Mode register set	MRS	Н	×	L	L	L	L	L	L	L	V
	EMRS	Н	×	L	L	L	L	L	Н	L	V

Notes: 1. H: V_{III}. L: V_{IL}. x: V_{II} or V_{IL}. V: Valid address input

Ignore command [DESL]: When \overline{CS} is High at the cross point of the CLK rising edge and the V_{REF} level, every input are neglected and internal status is held.

No operation [NOP]: As long as this command is input at the cross point of the CLK rising edge and the V_{REF} level, address and data input are neglected and internal status is held.

Burst stop in read operation [BST]: This command stops a burst read operation, which is not applicable for a burst write operation.

Column address strobe and read command [READ]: This command starts a read operation. The start address of the burst read is determined by the column address (AY0 to AY8; the HM5425161B, AY0 to AY9; the HM5425801B, AY0 to AY9, AY11; the HM5425401B) and the bank select address (BA). After the completion of the read operation, the output buffer becomes High-Z.

^{2.} The CKE level must be kept for 1 CLK cycle (= t_{CKEPW}) at least.

Read with auto-precharge [READA]: This command starts a read operation. After completion of the read operation, precharge is automatically executed.

Column address strobe and write command [WRIT]: This command starts a write operation. The start address of the burst write is determined by the column address (AY0 to AY8; the HM5425161B, AY0 to AY9; the HM5425801B, AY0 to AY9, AY11; the HM5425401B) and the bank select address (BA).

Write with auto-precharge [WRITA]: This command starts a write operation. After completion of the write operation, precharge is automatically executed.

Row address strobe and bank activate [ACTV]: This command activates the bank selected by A13/A14 (BA) and determines a row address (AX0 to AX12). When A13 = A14 = Low, bank 0 is activated. When A13 = High and A14 = Low, bank 1 is activated. When A13 = Low and A14 = High, bank 2 is activated. When A13 = A14 = High, bank 3 is activated.

Precharge selected bank [PRE]: This command starts a pre-charge operation for the bank selected by A13/A14.

Precharge all banks [PALL]: This command starts a precharge operation for all banks.

Refresh [**REF/SELF**]: This command starts a refresh operation. There are two types of refresh operation, one is auto-refresh, and another is self-refresh. For details, refer to the CKE truth table section.

Mode register set/Extended mode register set [MRS/EMRS]: The DDR SDRAM has the two mode registers, the mode register and the extended mode register, to defines how it works. The both mode registers are set through the address pins (the A0 to the A14) in the mode register set cycle. For details, refer to "Mode register and extended mode register set".

CKE Truth Table

		CKE							
Current state	Command	n – 1	n	CS	RAS	CAS	WE	Address	Notes
Idle	Auto-refresh command (REF)	Н	Н	L	L	L	Н	×	2
Idle	Self-refresh entry (SELF)	Н	L	L	L	L	Н	×	2
Idle	Power down entry (PDEN)	Н	L	L	Н	Н	Н	×	
		Н	L	Н	×	×	×	×	_
Self refresh	Self refresh exit (SELFX)	L	Н	L	Н	Н	Н	×	
		L	Н	Н	×	×	×	×	
Power down	Power down exit (PDEX)	L	Н	L	Н	Н	Н	×	
		L	Н	Н	×	×	×	×	

Notes: 1. H: V_{IH} . L: V_{IL} . \times : V_{IH} or V_{IL} .

- 2. All the banks must be in IDLE before executing this command.
- 3. The CKE level must be kept for 1 CLK cycle (= t_{CKEPW}) at least.

Auto-refresh command [REF]: This command executes auto-refresh. The banks and the ROW addresses to be refreshed are internally determined by the internal refresh contoroller. The average refresh cycle is 7.8 μ s. The output buffer becomes High-Z after auto-refresh start. Precharge has been completed automatically after the auto-refresh. The ACTV or MRS command can be issued t_{REC} after the last auto-refresh command.

Self-refresh entry [**SELF**]: This command starts self-refresh. The self-refresh operation continues as long as CKE is held Low. During the self-refresh operation, all ROW addresses are repeated refreshing by the internal refresh contoroller. A self-refresh is terminated by a self-refresh exit command.

Power down mode entry [PDEN]: t_{PDEN} (= 1 cycle) after the cycle when [PDEN] is issued. The DDR SDRAM enters into power-down mode. In power down mode, power consumption is suppressed by deactivating the input initial circuit. Power down mode continues while CKE is held Low. No internal refresh operation occurs during the power down mode. [PDEN] do not disable DLL.

Self-refresh exit [SELFX]: This command is executed to exit from self-refresh mode. 10 cycles (= t_{SNR}) after [SELFX], non-read commands can be executed. For read operation, wait for 200 cycles (= t_{SRD}) after [SELFX] to adjust Dout timing by DLL. After the exit, within 7.8 μ s input auto-refresh command.

Power down exit [PDEX]: The DDR SDRAM can exit from power down mode t_{DDEX} (1 cycle min.) after the cycle when [PDEX] is issued.

Function Truth Table

The following tables show the operations that are performed when each command is issued in each state of the DDR SDRAM.

Function Truth Table (1)

Current state	CS	RAS	CAS	WE	Address	Command	Operation	Next state
Precharging*2	Н	×	×	×	×	DESL	NOP	ldle
	L	Н	Н	Н	×	NOP	NOP	ldle
	L	Н	Н	L	×	BST	ILLEGAL*12	_
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL*12	_
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL*12	_
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL*12	_
	L	L	Н	L	BA, A10	PRE, PALL	NOP	ldle
	L	L	L	×	×		ILLEGAL	_
Idle*3	Н	×	×	×	×	DESL	NOP	ldle
	L	Н	Н	Н	×	NOP	NOP	ldle
	L	Н	Н	L	×	BST	ILLEGAL*12	_
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL*12	_
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL*12	_
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL*12	Activating
	L	L	Н	L	BA, A10	PRE, PALL	NOP	ldle
	L	L	L	Н	×	REF, SELF	Refresh/ Selfrefresh*13	ldle/ Selfrefresh
	L	L	L	L	MODE	MRS	Mode register set*13	ldle
Refresh (auto-refresh)*4	Н	×	×	×	×	DESL	NOP	ldle
	L	Н	Н	Н	×	NOP	NOP	ldle
	Н	Н	Н	L	×	BST	ILLEGAL	_
	L	Н	L	×	×		ILLEGAL	_
	L	L	×	×	×		ILLEGAL	_

Function Truth Table (2)

Current state	CS	RAS	CAS	WE	Address	Command	Operation	Next state
Activating* ⁵	Н	×	×	×	×	DESL	NOP	Active
	L	Н	Н	Н	×	NOP	NOP	Active
	L	Н	Н	L	×	BST	ILLEGAL*12	_
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL*12	_
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL*12	_
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL*12	_
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL*12	_
	L	L	L	×	×		ILLEGAL	_
Active*6	Н	×	×	×	×	DESL	NOP	Active
	L	Н	Н	Н	×	NOP	NOP	Active
	L	Н	Н	L	×	BST	ILLEGAL	Active
	L	Н	L	Н	BA, CA, A10	READ/READA	Starting read operation	Read/READ A
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Starting write operation	Write recovering/ precharging
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL*12	_
	L	L	Н	L	BA, A10	PRE, PALL	Pre-charge	ldle
	L	L	L	×	×		ILLEGAL	_
Read*7	Н	×	×	×	×	DESL	NOP	Active
	L	Н	Н	Н	×	NOP	NOP	Active
	L	Н	Н	L	×	BST	BST	Active
	L	Н	L	Н	BA, CA, A10	READ/READA	Interrupting burst read operation to start new read	Active
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL*14	_
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL*12	_
	L	L	Н	L	BA, A10	PRE, PALL	Interrupting burst read operation to start pre-charge	Precharging
	L	L	L	×	×		ILLEGAL	_

Function Truth Table (3)

	Current state	CS	RAS	CAS	WE	Address	Command	Operation	Next state
L		Н	×	×	×	×	DESL	NOP	Precharging
L		L	Н	Н	Н	×	NOP	NOP	Precharging
L		L	Н	Н	L	×	BST	ILLEGAL	_
		L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	_
L L H L BA, A10 PRE, PALL ILLEGAL —		L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	_
L L L X X X DESL NOP Write recovering		L	L	Н	Н	BA, RA	ACTV	ILLEGAL*12	_
Write "9		L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL*12	_
Part		L	L	L	×	×		ILLEGAL	_
Part	Write*9	Н	×	×	×	×	DESL	NOP	
L H L H BA, CA, A10 READ/READA Interrupting burst write operation to start read operation. Read/Read/Read/Read/Read/Read/Read/Read/		L	Н	Н	Н	×	NOP	NOP	
write operation to start read operation. L H L BA, CA, A10 WRIT/WRITA Interrupting burst write operation to start new write operation. L L H H BA, RA ACTV ILLEGAL*12 — L L L X X ILLEGAL 10 pre-charge. L L L X X X DESL NOP Active Write recovering*10		L	Н	Н	L	×	BST	ILLEGAL	_
write operation to start new write operation. L L H H BA, RA ACTV ILLEGAL*12 — L L L X X ILLEGAL — Write recovering*10 L H H H X NOP NOP Active L H H K X SBST ILLEGAL — L H H BA, CA, A10 READ/READA Starting read operation. L H BA, CA, A10 WRIT/WRITA Starting new write operation. L H H BA, RA ACTV ILLEGAL*12 — Write recovering*10 L H BA, RA ACTV ILLEGAL — Write recovering*10 L H BA, RA ACTV ILLEGAL — Write recovering*10 L H BA, RA ACTV ILLEGAL*12 —		L	Н	L	Н	BA, CA, A10	READ/READA	write operation to	Read/ReadA
L L H L BA, A10 PRE, PALL Interrupting write operation to start pre-charge. L L L X X ILLEGAL — Write recovering*10 L H H H X NOP NOP Active L H H L X BST ILLEGAL — L H BA, CA, A10 READ/READA Starting read operation. L H L BA, CA, A10 WRIT/WRITA Starting new write operation. L H H BA, RA ACTV ILLEGAL*12 — L L H BA, A10 PRE/PALL ILLEGAL*12 —		L	Н	L	L	BA, CA, A10	WRIT/WRITA	write operation to start new write	Write/WriteA
operation to start pre-charge. L L L × × ILLEGAL — Write recovering*10 L H H H X NOP NOP Active L H H L X BST ILLEGAL — L H L H BA, CA, A10 READ/READA Starting read operation. L H L BA, RA ACTV ILLEGAL*12 — L L H BA, A10 PRE/PALL ILLEGAL*12 —		L	L	Н	Н	BA, RA	ACTV	ILLEGAL*12	_
Write recovering*10 L H H H X X NOP NOP Active L H H L X BST ILLEGAL — L H L H BA, CA, A10 READ/READA Starting read operation. L H L BA, CA, A10 WRIT/WRITA Starting new write operation. L L H H BA, RA ACTV ILLEGAL*12 — L L H BA, A10 PRE/PALL ILLEGAL*12 —		L	L	Н	L	BA, A10	PRE, PALL	operation to start	Idle
L H H K X NOP NOP Active		L	L	L	×	×		ILLEGAL	_
L H H L × BST ILLEGAL — L H L H BA, CA, A10 READ/READA Starting read operation. Read/Read/A operation. L H L BA, CA, A10 WRIT/WRITA Starting new write operation. Write/Write/A operation. L L H H BA, RA ACTV ILLEGAL*12 — L L H L BA, A10 PRE/PALL ILLEGAL*12 —		Н	×	×	×	×	DESL	NOP	Active
L H L H BA, CA, A10 READ/READA Starting read operation. L H L BA, CA, A10 WRIT/WRITA Starting new write operation. L L H H BA, RA ACTV ILLEGAL*12 — L L H L BA, A10 PRE/PALL ILLEGAL*12 —		L	Н	Н	Н	×	NOP	NOP	Active
operation. L H L BA, CA, A10 WRIT/WRITA Starting new write Write/WriteA operation. L L H H BA, RA ACTV ILLEGAL*12 — L L H L BA, A10 PRE/PALL ILLEGAL*12 —		L	Н	Н	L	×	BST	ILLEGAL	_
operation. L L H H BA, RA ACTV ILLEGAL*12 — L L H L BA, A10 PRE/PALL ILLEGAL*12 —		L	Н	L	Н	BA, CA, A10	READ/READA	•	Read/ReadA
L L H L BA, A10 PRE/PALL ILLEGAL*12 —		L	Н	L	L	BA, CA, A10	WRIT/WRITA	operation.	Write/WriteA
		L	L	Н	Н	BA, RA	ACTV	ILLEGAL*12	_
L L L × × ILLEGAL —		L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL*12	_
		L	L	L	×	×		ILLEGAL	_


Function Truth Table (4)

Current state	CS	RAS	CAS	WE	Address	Command	Operation	Next state
Write with auto- pre-charge*11	Н	×	×	×	×	DESL	NOP	Precharging
	L	Н	Н	Н	×	NOP	NOP	Precharging
	L	Н	Н	L	×	BST	ILLEGAL	_
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	_
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL	_
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL*12	_
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL*12	_
	L	L	L	×	×		ILLEGAL	_

Notes: 1. H: V_{IH} . L: V_{IL} . \times : V_{IH} or V_{IL} .

- 2. The DDR SDRAM is in "Precharging" state for $t_{\mbox{\tiny RP}}$ after precharge command is issued.
- 3. The DDR SDRAM reachs "IDLE" state $t_{\mbox{\tiny RP}}$ after precharge command is issued.
- 4. The DDR SDRAM is in "Refresh" state for $t_{\rm RC}$ after auto-refresh command is issued.
- 5. The DDR SDRAM is in "Activating" state for $t_{\mbox{\tiny RCD}}$ after ACTV command is issued.
- 6. The DDR SDRAM is in "Active" state after "Activating" is completed.
- 7. The DDR SDRAM is in "READ" state until burst data have been output and DQ output circuits are turned off.
- 8. The DDR SDRAM is in "READ with auto-precharge" from READA command until burst data has been output and DQ output circuits are turned off.
- 9. The DDR SDRAM is in "WRITE" state from WRIT command to the last burst data are input.
- 10. The DDR SDRAM is in "Write recovering" for $t_{\scriptscriptstyle WR}$ after the last data are input.
- 11. The DDR SDRAM is in "Write with auto-precharge" until twa after the last data has been input.
- 12. This command may be issued for other banks, depending on the state of the banks.
- 13. All banks must be in "IDLE".
- 14. Before executing a write command to stop the preceding burst read operation, BST command must be issued

Simplified State Diagram



Operation of the DDR SDRAM


Power-up Sequence

The following sequence is recommended for Power-up.

- (1) Apply power and attempt to maintain CKE at an LVCMOS low state (all other inputs may be undefined). Apply $V_{\rm CC}$ before or at the same time as $V_{\rm CCQ}$. Apply $V_{\rm CCO}$ before or at the same time as $V_{\rm TT}$ and $V_{\rm REF}$.
- (2) Start clock and maintain stable condition for a minimum of 200 µs.
- (3) After the minimum 200 μs of stable power and clock (CLK, CLK), apply NOP and take CKE high.
- (4) Issue precharge all command for the device.
- (5) Issue EMRS to enable DLL.
- (6) Issue a mode register set command (MRS) for "DLL reset" with bit A8 set to high (An additional 200 cycles of clock input is required to lock the DLL after every DLL reset).
- (7) Issue precharge all command for the device.*1
- (8) Issue 2 or more auto-refresh commands.*1
- (9) Issue a mode register set command to initialize device operation.

Note: 1. Sequence of (7) and (8) may be reversed.

Power-up Sequence after CKE Goes High




Mode Register and Extended Mode Register Set


There are two mode registers, the mode register and the extended mode register so as to define the operating mode. Parameters are set to both through the A0 to the A14 pins by the mode register set command [MRS] or the extended mode register set command [EMRS]. The mode register and the extended mode register are set by inputting signal via the A0 to the A14 during mode register set cycles. A14 (BA0) and A13 (BA1) determine which one of the mode register or the extended mode register are set. Prior to a read or a write operation, the mode register must be set.

Remind that no other parameters are shown in the table bellow are allowed to input to the registers.

Mode Register Set [MRS] (A14 = 0, A13 = 0)



Extended Mode Register Set [EMRS] (A14 = 1, A13 = 0)



Burst Operation

The burst type (BT) and the first three bits of the column address determines the order of a data out.

Burst	length	ı = 2
-------	--------	-------

Starting Ad.	Addressing	(decimal)
A0	Sequence	Interleave
0	0, 1,	0, 1,
1	1, 0,	1, 0,

Burst length = 4

Startii	ng Ad.	Addressing(decimal)			
A1	A0	Sequence Interleave			
0	0	0, 1, 2, 3, 0, 1, 2, 3,			
0	1	1, 2, 3, 0, 1, 0, 3, 2,			
1	0	2, 3, 0, 1, 2, 3, 0, 1,			
1	1	3. 0. 1. 2. 3. 2. 1. 0.			

Burst length = 8


Starting Ad.			Addressing(decimal)				
A2	A 1	A0	Sequence	Interleave			
0	0	0	0, 1, 2, 3, 4, 5, 6, 7,	0, 1, 2, 3, 4, 5, 6, 7,			
0	0	1	1, 2, 3, 4, 5, 6, 7, 0,	1, 0, 3, 2, 5, 4, 7, 6,			
0	1	0	2, 3, 4, 5, 6, 7, 0, 1,	2, 3, 0, 1, 6, 7, 4, 5,			
0	1	1	3, 4, 5, 6, 7, 0, 1, 2,	3, 2, 1, 0, 7, 6, 5, 4,			
1	0	0	4, 5, 6, 7, 0, 1, 2, 3,	4, 5, 6, 7, 0, 1, 2, 3,			
1	0	1	5, 6, 7, 0, 1, 2, 3, 4,	5, 4, 7, 6, 1, 0, 3, 2,			
1	1	0	6, 7, 0, 1, 2, 3, 4, 5,	6, 7, 4, 5, 2, 3, 0, 1,			
1	1	1	7, 0, 1, 2, 3, 4, 5, 6,	7, 6, 5, 4, 3, 2, 1, 0,			

Read/Write Operations


Bank active: A read or a write operation begins with the bank active command [ACTV]. The bank active command determines a bank address (AX14, AX13) and a row address (AX0 to AX12). For the bank and the row, a read or a write command can be issued t_{RCD} after the ACTV is issued.

Read operation: The burst length (BL), the \overline{CAS} latency (CL) and the burst type (BT) of the mode register are referred when a read command is issued. The burst length (BL) determines the length of a sequential output data by the read command which can be set to 2, 4, or 8. The starting address of the burst read is defined by the column address (AY0 to AY8; the HM5425161B, AY0 to AY9; the HM5425801B, AY0 to AY9, AY11; the HM5425401B), the bank select address (AX14, AX13) which are loaded via the A0 to A14 pins in the cycle when the read command is issued. The data output timing are characterized by CL (2 or 2.5) and t_{AC} . The read burst start CL • $t_{CK} + t_{AC}$ (ns) after the clock rising edge where the read command are latched. The DDR SDRAM output the data strobe through DQS or DQSU/DQSL simultaneously with data. t_{RPRE} prior to the first rising edge of the data strobe, the DQS or the DQSU/DQSL are driven Low from V_{TT} level. This low period of DQS is referred as read preamble. The burst data are output coincidentally at both the rising and falling edge of the data strobe. The DQ pins become High-Z in the next cycle after the burst read operation completed. t_{RPST} from the last falling edge of the data strobe, the DQS pins become High-Z. This low period of DQS is referred as read postamble.

Read Operation (Burst Length)




Read Operation (\overline{CAS} Latency)



Write operation: The burst length (BL) and the burst type (BT) of the mode register are referred when a write command is issued. The burst length (BL) determines the length of a sequential data input by the write command which can be set to 2, 4, or 8. The latency from write command to data input is fixed to 1. The starting address of the burst read is defined by the column address (AY0 to AY8; the HM5425161B, AY0 to AY9; the HM5425801B, AY0 to AY9, AY11; the HM5425401B), the bank select address (AX14, AX13) which are loaded via the A0 to A14 pins in the cycle when the write command is issued. DQS, DQSU/DQSL should be input as the strobe for the input-data and DM, DMU/DML as well during burst operation. two prior to the first rising edge of the DQS, the DQSU/DQSL should be set to Low and two are falling edge of the data strobe can be set to High-Z. The leading low period of DQS is referred as write preamble. The last low period of DQS is referred as write postamble.


Write Operation



Burst Stop


Burst stop command during burst read: The burst stop (BST) command is used to stop data output during a burst read. The BST command stops the burst read and sets the output buffer to High-Z. t_{BSTZ} (= CL) cycles after a BST command issued, the DQ pins become High-Z. The BST command is not supported for the burst write operation. Note that bank address is not referred when this command is executed.

Burst Stop during a Read Operation




Auto Precharge

Read with auto-precharge: The precharge is automatically performed after completing a read operation. The precharge starts t_{RPD} (BL/2) cycle after READA command input. t_{RCD} for READA should be determined so that t_{RC} (ACTV to ACTV) spec. is obeyed when READA is issued successively after a bank active command, that is t_{RCD} (READA) $\geq t_{RC}$ (min.)- t_{RP} (min.)- t_{RPD} . A column command to the other active bank can be issued the next cycle after the last data output. Read with auto-precharge command does not limit row commands execution for other bank.



Write with auto-precharge: The precharge is automatically performed after completing a burst write operation. The precharge operation is started t_{WPD} (= BL/2 + 3) cycles after WRITA command issued. t_{RCD} for WRITA should be determined so that t_{RC} (ACTV to ACTV) spec. is obeyed when WRITA is issued successively after a bank active command, that is t_{RCD} (WRITA) $\geq t_{\text{RC}}$ (min.)- t_{RP} (min.)- t_{WPD} . A column command to the other active command can be issued the next cycle after the internal precharge command issued. Write with auto-precharge command does not limit row commands execution for other bank.

Burst Write (Burst Length = 4)




Command Intervals

A Read command to the consecutive Read command Interval


Destination row of the consecutive read command

				_
	Bank address	Row address	State	Operation
1.	Same	Same	ACTIVE	The consecutive read can be performed after an interval of no less than 1 cycle to interrupt the preceding read operation.
2.	Same	Different	_	Precharge the bank to interrupt the preceding read operation. t_{RP} after the precharge command, issue the ACTV command. t_{RCD} after the ACTV command, the consecutive read command can be issued. See 'A read command to the consecutive precharge interval' section.
3.	Different	Any	ACTIVE	The consecutive read can be performed after an interval of no less than 1 cycle to interrupt the preceding read operation.
			IDLE	Precharge the bank without interrupting the preceding read operation. t_{RP} after the precharge command, issue the ACTV command. t_{RCD} after the ACTV command, the consecutive read command can be issued.

READ to READ Command Interval (same ROW address in the same bank)



READ to READ Command Interval (different bank)




A Write command to the consecutive Write command Interval:


Destination row of the consecutive write command

	Bank address	Row address	State	Operation
1.	Same	Same	ACTIVE	The consecutive write can be performed after an interval of no less than 1 cycle to interrupt the preceding write operation.
2.	Same	Different	_	Precharge the bank to interrupt the preceding write operation. t_{RP} after the precharge command, issue the ACTV command. t_{RCD} after the ACTV command, the consecutive write command can be issued. See 'A write command to the consecutive precharge interval' section.
3.	Different	Any	ACTIVE	The consecutive write can be performed after an interval of no less than 1 cycle to interrupt the preceding write operation.
			IDLE	Precharge the bank without interrupting the preceding write operation. $t_{\mbox{\tiny RP}}$ after the precharge command, issue the ACTV command. $t_{\mbox{\tiny RCD}}$ after the ACTV command, the consecutive write command can be issued.

WRITE to WRITE Command Interval (same ROW address in the same bank)



WRITE to WRITE Command Interval (different bank)




A Read command to the consecutive Write command interval with the BST command

Destination row of the consecutive write command

	Bank address	Row address	State	- Operation
1.	Same	Same	ACTIVE	Issue the BST command. t_{BSTW} ($\geq t_{\text{BSTZ}}$) after the BST command, the consecutive write command can be issued.
2.	Same	Different		Precharge the bank to interrupt the preceding read operation. t_{RP} after the precharge command, issue the ACTV command. t_{RCD} after the ACTV command, the consecutive write command can be issued. See 'A read command to the consecutive precharge interval' section.
3.	Different	Any	ACTIVE	Issue the BST command. $t_{\text{BSTW}}~(\geq t_{\text{BSTZ}})$ after the BST command, the consecutive write command can be issued.
			IDLE	Precharge the bank independently of the preceding read operation. t_{RP} after the precharge command, issue the ACTV command. t_{RCD} after the ACTV command, the consecutive write command can be issued.

READ to WRITE Command Interval




A Write command to the consecutive Read command interval: To complete the burst operation

Destination row of the consecutive read command

	Bank address	Row address	State	Operation
1.	Same	Same	ACTIVE	To complete the burst operation, the consecutive read command should be performed t_{WRD} (= BL/ 2 + 2) after the write command.
2.	Same	Different	_	Precharge the bank t_{WRD} after the preceding write command. t_{RCD} after the precharge command, issue the ACTV command. t_{RCD} after the ACTV command, the consecutive read command can be issued. See 'A read command to the consecutive precharge interval' section.
3.	Different	Any	ACTIVE	To complete a burst operation, the consecutive read command should be performed t_{WRD} (= BL/ 2 + 2) after the write command.
			IDLE	Precharge the bank independently of the preceding write operation. $t_{\mbox{\tiny RP}}$ after the precharge command, issue the ACTV command. $t_{\mbox{\tiny RCD}}$ after the ACTV command, the consecutive read command can be issued.

WRITE to READ Command Interval



A Write command to the consecutive Read command interval: To interrupt the write operation


Destination row of the consecutive read command

	Bank address	Row address	State	- Operation
1.	Same	Same	ACTIVE	DM, DMU/DML must be input 1 cycle prior to the read command input to prevent from being written invalid data. In case, the read command is input in the next cycle of the write command, DM, DMU/DML is not necessary.
2.	Same	Different	_	*1
3. D	Different	Any	ACTIVE	DM, DMU/DML must be input 1 cycle prior to the read command input to prevent from being written invalid data. In case, the read command is input in the next cycle of the write command, DM, DMU/DML is not necessary.
			IDLE	<u>_</u> *1


Note: 1. Precharge must be preceded to read command. Therefore read command can not interrupt the write operation in this case.

WRITE to READ Command Interval (Samebank, same ROW address)


[WRITE to READ delay = 1 clock cycle]



[WRITE to READ delay = 2 clock cycle]



[WRITE to READ delay = 3 clock cycle]




A Read command to the consecutive Precharge command interval (same bank):


To output all data: To complete a burst read opeartion and get a burst length of data, the consecutive precharge command must be issued t_{RPD} (= BL/2 cycles) after the read command is issued.

READ to PRECHARGE Command Interval (same bank): To output all data

$\overline{\text{CAS}}$ Latency = 2, Burst Length = 4




CAS Latency = 2.5, Burst Length = 4




READ to PRECHARGE Command Interval (same bank): To stop output data

A burst data output can be interrupted with a precharge command. All DQ pins and DQS pins become High- $Z t_{HZP}$ (= CL) after the precharge command.

$\overline{\text{CAS}}$ Latency = 2, Burst Length = 2, 4, 8




$\overline{\text{CAS}}$ Latency = 2.5, Burst Length = 2, 4, 8



A Write command to the consecutive Precharge command interval (same bank): The minimum interval t_{WPD} ((BL/2+3) cycles) is necessary between the write command and the precharge command.

WRITE to PRECHARGE Command Interval (same bank)

Burst Length = 4




Bank active command interval:


Destination row of the consecutive ACTV command

	Bank address	Row address	State	- Operation
1.	Same	Any	ACTIVE	Two successive ACTV commands can be issued at $t_{\rm RC}$ interval. In between two successive ACTV operations, precharge command should be executed.
2.	Different	Any	ACTIVE	Prechage the bank. $t_{\mbox{\scriptsize RP}}$ after the precharge command, the consecutive ACTV command can be issued.
			IDLE	$t_{\mbox{\scriptsize RRD}}$ after an ACTV command, the next ACTV command can be issued.

Bank Active to Bank Active



Mode register set to Bank-active command interval: The interval between setting the mode register and executing a bank-active command must be no less than t_{MRD} .



HITACHI


40

DMU/DML Control (HM5425161B)

DMU can mask upper byte of input data. DML can mask lower byte of input data. By setting DMU/DML to Low, data can be written. When DMU/DML is set to High, the corresponding data is not written, and the previous data is held. The latency between DMU/DML input and enabling/disabling mask function is 0.

DM Control (HM5425801B/HM5425401B)

DM can mask input data. By setting DM to Low, data can be written. When DM is set to High, the corresponding data is not written, and the previous data is held. The latency between DM input and enabling/disabling mask function is 0.



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Voltage on any pin relative to V _{ss}	$V_{\scriptscriptstyle T}$	-1.0 to +4.6	V	1
Supply voltage relative to V _{ss}	V_{cc}, V_{ccq}	-1.0 to +4.6	V	1
Short circuit output current	lout	50	mA	
Power dissipation	P _T	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	

Note: 1. Refer to V_{ss}.

DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V_{cc}, V_{ccq}	2.3	2.5	2.7	V	1, 2
	$V_{\rm SS}, V_{\rm SSQ}$	0	0	0	V	
Input reference voltage	V_{REF}	1.15	1.25	1.35	٧	1
Termination voltage	V _{TT}	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	٧	1
DC Input high voltage	V _{IH}	V _{REF} + 0.18	_	V _{CCQ} + 0.3	٧	1, 3
DC Input low voltage	V _{IL}	-0.3	_	V _{REF} - 0.18	٧	1, 4
DC Input signal voltage	V _{IN} (dc)	-0.3	_	V _{ccq} + 0.3	٧	5
DC differential input voltage	V _{swing} (dc)	0.36	_	V _{CCQ} + 0.6	٧	6

Notes: 1. All parameters are referred to $V_{\rm SS}$, when measured.

- V_{CCQ} must be lower than or equal to V_{CC}.
 V_{IH} is allowed to exceed V_{CC} up to 4.6 V for the period shorter than or equal to 5 ns.
 V_{IL} is allowed to outreach below V_{SS} down to -1.0 V for the period shorter than or equal to 5 ns.
- 5. V_{IN} (dc) specifies the allowable dc execution of each differential input.
- 6. V_{SWING} (dc) specifies the input differential voltage required for switching.

DC Characteristics (Ta = 0 to +70°C, V_{CC} , V_{CCQ} = 2.5 V ± 0.2 V, V_{SS} , V_{SSQ} = 0 V) (HM5425161B)

HM5425161B

		-75A		-75B		-10				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions	Notes
Operating current (ACTV-PRE)	I _{CC0}	_	TBD	_	TBD	_	TBD	mA	$CKE \ge V_{IH}, t_{RC} = min$	1, 2, 5
Operating current (ACTV-READ-PRE)	I _{CC1}	_	TBD	_	TBD	_	TBD	mA	$\begin{aligned} & \text{CKE} \geq \text{V}_{\text{IH}}, \text{ BL} = 2, \\ & \text{CL} = 2.5, t_{\text{RC}} = \text{min} \end{aligned}$	1, 2, 5
Idle power down standby current	I _{CC2P}	_	TBD	_	TBD	_	TBD	mA	CKE ≤ V _{IL}	4
Idle standby current	I _{CC2N}		TBD		TBD	_	TBD	mA	$CKE \geq V_{IH}, \ \overline{CS} \geq V_{IH}$	4
Active power down standby current	I _{CC3P}	_	TBD	_	TBD	_	TBD	mA	CKE ≤ V _{IL}	3
Active standby current	I _{CC3N}	_	TBD	_	TBD	_	TBD	mA	$CKE \ge V_{IH},$ $t_{RAS} = max$	3
Operating current (Burst read operation)	I _{CC4R}	_	TBD	_	TBD	_	TBD	mA	$\begin{aligned} & \text{CKE} \geq \text{V}_{\text{IH}}, \text{ BL} = 2, \\ & \text{CL} = 2.5 \end{aligned}$	1, 2, 5, 6
Operating current (Burst write operation)	I _{CC4W}	_	TBD	_	TBD	_	TBD	mA	$\begin{aligned} & \text{CKE} \geq \text{V}_{\text{IH}}, \text{ BL} = 2, \\ & \text{CL} = 2.5 \end{aligned}$	1, 2, 5, 6
Auto refresh current	I _{CC5}	_	TBD	_	TBD	_	TBD	mA	$t_{RFC} = min,$ $Input \le V_{IL} \text{ or } \ge V_{IH}$	
Self refresh current	I _{CC6}	_	2	_	2	_	2	mA	Input $\geq V_{cc} - 0.2 \text{ V}$ Input $\leq 0.2 \text{ V}$	
Input leakage current	ILI	-10	10	-10	10	-10	10	μΑ	$V_{cc} \ge Vin \ge V_{ss}$	
Output leakage current	; I _{LO}	-10	10	-10	10	-10	10	μΑ	$V_{cc} \ge Vout \ge V_{ss}$	
Output high voltage	V _{OH}	V _{TT} + 0.76	_	V _{TT} + 0.76	_	V _{TT} + 0.76	_	٧	I_{OH} (max) = -15.2 mA	
Output low voltage	V_{oL}	_	V _{TT} – 0.76	_	V _{TT} – 0.76	_	V _⊤ − 0.76	٧	I _{OL} (min) = 15.2 mA	

Notes. 1. These $I_{\rm cc}$ data are measured under condition that DQ pins are not connected.

- 2. One bank operation.
- 3. One bank active.
- 4. All banks idle.
- 5. Command/Address transition once per one cycle.
- 6. Data/Data mask transition twice per one cycle.
- 7. The $I_{\rm cc}$ data on this table are measured with regard to $t_{\rm ck}$ = min in general.

DC Characteristics (Ta = 0 to +70°C, V_{CC} , V_{CCQ} = 2.5 V \pm 0.2 V, V_{SS} , V_{SSQ} = 0 V) (HM5425801B/HM5425401B)

HM5425801B/HM5425401B

		-75A		-75B		-10				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions	Notes
Operating current (ACTV-PRE)	I _{CC0}	_	TBD	_	TBD	_	TBD	mA	$CKE \ge V_{IH}, t_{RC} = min$	1, 2, 5
Operating current (ACTV-READ-PRE)	I _{CC1}	_	TBD	_	TBD	_	TBD	mA	$\begin{aligned} & \text{CKE} \geq \text{V}_{\text{IH}}, \text{ BL} = 2, \\ & \text{CL} = 2.5, t_{\text{RC}} = \text{min} \end{aligned}$	1, 2, 5
Idle power down standby current	I _{CC2P}	_	TBD	_	TBD	_	TBD	mA	CKE ≤ V _{IL}	4
Idle standby current	I _{CC2N}	_	TBD	_	TBD	_	TBD	mA	$\text{CKE} \geq \text{V}_{\text{IH}}, \ \overline{\text{CS}} \geq \text{V}_{\text{IH}}$	4
Active power down standby current	I _{CC3P}	_	TBD	_	TBD	_	TBD	mA	CKE ≤ V _{IL}	3
Active standby current	I _{CC3N}	_	TBD	_	TBD	_	TBD	mA	$CKE \ge V_{IH},$ $t_{RAS} = max$	3
Operating current (Burst read operation)	I _{CC4R}	_	TBD	_	TBD	_	TBD	mA	$\begin{aligned} & \text{CKE} \geq \text{V}_{\text{IH}}, \; \text{BL} = 2, \\ & \text{CL} = 2.5 \end{aligned}$	1, 2, 5, 6
Operating current (Burst write operation)	I _{CC4W}	_	TBD	_	TBD	_	TBD	mA	$\begin{aligned} & \text{CKE} \geq \text{V}_{\text{IH}}, \text{ BL} = 2, \\ & \text{CL} = 2.5 \end{aligned}$	1, 2, 5, 6
Auto Refresh current	I _{CC5}	_	TBD	_	TBD	_	TBD	mA	$t_{RFC} = min,$ $Input \le V_{IL} \text{ or } \ge V_{IH}$	
Self refresh current	I _{CC6}	_	2	_	2	_	2	mA	$\begin{array}{l} \text{Input} \geq V_{\text{cc}} - 0.2 \text{ V} \\ \text{Input} \leq 0.2 \text{ V} \end{array}$	
Input leakage current	ILI	-10	10	-10	10	-10	10	μΑ	$V_{cc} \ge Vin \ge V_{ss}$	
Output leakage current	; I _{LO}	-10	10	-10	10	-10	10	μΑ	$V_{cc} \ge Vout \ge V_{ss}$	
Output high voltage	V _{OH}	V _{TT} + 0.76	_	V _{TT} + 0.76	_	V _{TT} + 0.76	_	V	I_{OH} (max) = -15.2 mA	
Output low voltage	V _{oL}	_	V _{TT} – 0.76		V _{TT} – 0.76	_	V _{ττ} – 0.76	٧	I _{OL} (min) = 15.2 mA	

Notes: 1. These $I_{\rm cc}$ data are measured under condition that DQ pins are not connected.

- 2. One bank operation.
- 3. One bank active.
- 4. All banks idle.
- 5. Command/Address transition once per one clock cycle.
- 6. Data/Data mask transition twice per one clock cycle.
- 7. The $I_{\rm cc}$ data on this table are measured with regard to $t_{\rm ck}$ = min in general.

Capacitance (Ta = 25°C, V_{CC} , V_{CCQ} = 2.5 $V \pm 0.2 V$)

Parameter	Symbol	Min	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	2.5	3.5	pF	1
Input capacitance (Command)	C _{I2}	2.5	3.5	рF	1
Data and DOS input/output capacitance (I/O)	Co	4	5.5	рF	1, 2

Notes: 1. These parameters are measured on conditions: f = 100 MHz, Vout = $V_{CCQ}/2$, ΔV out = 0.2 V.

^{2.} Dout circuits are disabled.

AC Characteristics (Ta = 0 to +70°C, $V_{\rm CC}$, $V_{\rm CCQ}$ = 2.5 V \pm 0.2 V, $V_{\rm SS}$, $V_{\rm SSQ}$ = 0 V)

HM5425161B/HM542581B/HM	I5425401B
-------------------------	-----------

								_	
		-75 A		-75B		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	— Unit	Notes
Clock cycle time (CAS latency = 2)	t _{ck}	7.5	15	10	15	10	15	ns	10
$(\overline{\text{CAS}} \text{latency} = 2.5)$	t _{ck}	7	15	7.5	15	8	15	ns	=
Input clock high level time	t _{ch}	0.45	_	0.45	_	0.45	_	t _{ck}	
Input clock low level time	t _{cL}	0.45	_	0.45	_	0.45	_	t _{ck}	
CLK to DQS skew	t _{DQSCK}	-0.7	0.7	-0.7	0.7	-0.8	8.0	ns	2
DATA to CLK skew	t _{AC}	-0.7	0.7	-0.7	0.7	-0.8	8.0	ns	2
Dout to DQS skew	t _{DQSQ}	-0.5	0.5	-0.5	0.5	-0.6	0.6	ns	3
Dout/DQS valid window	t _{DV}	0.35	_	0.35	_	0.35	_	t _{ck}	4
DQS valid window	t _{DQSV}	0.35	_	0.35	_	0.35	_	t _{ck}	4
DQS read preamble	t _{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	t _{ck}	
DQS read postamble	t _{RPST}	0.4	0.6	0.4	0.6	0.4	0.6	t _{ck}	
Dout-High impedance delay from CLK/CLK	t _{HZ}	-0.7	0.7	-0.7	0.7	-0.8	8.0	ns	5
Dout-Low impedance delay from CLK/CLK	t _{LZ}	-0.7	0.7	-0 .7	0.7	-0.8	0.8	ns	6
DQ and DM input pulse width	t _{DIPW}	1.7	_	1.7	_	2	_	ns	7
Data and data mask to data strobe setup time	t _{DS}	0.5	_	0.5	_	0.6	_	ns	8
Data and data mask to data strobe hold time	t _{DH}	0.5	_	0.5	_	0.6	_	ns	8
Clock to DQS write preamble setup time	t _{wpres}	0	_	0	_	0	_	ns	
Clock to DQS write preamble hold time	t _{wpreh}	0.25	_	0.25	_	0.25	_	t _{ck}	
DQS last edge to High-Z time (DQS write postamble)	t _{wPST}	0.4	0.6	0.4	0.6	0.4	0.6	t _{ck}	9
Clock to the DQS first rising edge for write delay	t _{DQSS}	0.75	1.25	0.75	1.25	0.75	1.25	t _{ck}	


HM5425161B/HM5425801B/HM5425401B

		-							
		-75A		-75B		-10		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DQS falling edge to CLK setup time	t _{DSS}	0.2	_	0.2	_	0.2	_	t _{cĸ}	
DQS falling edge hold time to CLK	t _{DSH}	0.2	_	0.2	_	0.2	_	t _{ck}	
DQS high pulse width (DQS write)	t _{DQSH}	0.35	_	0.35	_	0.35	_	t _{ck}	
DQS low pulse width (DQS write)	t _{DQSL}	0.35	_	0.35	_	0.35	_	t _{cĸ}	
Input command and address setup time	t _{IS}	1.1	_	1.1	_	1.2	_	ns	8
Input command and address hold time	t _{IH}	1.1	_	1.1	_	1.2	_	ns	8
Active command period	t _{RC}	65	_	65	_	70	_	ns	
Auto refresh to active/Auto refresh command cycle	t _{RFC}	75	_	75	_	80	_	ns	
Active to Precharge command period	t _{RAS}	45	120000	45	120000	50	120000	ns	
Active to column command period	t _{RCD}	20	_	20	_	20	_	ns	
Last data in to precharge	t _{wr}	15	_	15	_	15	_	ns	
Precharge to active command period	t _{RP}	20	_	20	_	20	_	ns	
Active to active command period	t _{RRD}	15	_	15	_	15	_	ns	
Average periodic refresh interval	t _{REF}		7.8	_	7.8	_	7.8	μs	

- Notes. 1. On all AC measurements, we assume the test conditions shown in the next page. For timing parameter definitions, see 'Timing Waveforms' section.
 - 2. This parameter defines the signal transition delay from the cross point of CLK and $\overline{\text{CLK}}$. The signal transition is defined to occur when the signal level crossing V_{TL} .
 - 3. The timing reference level is V_{TT} .
 - Output valid window is defined to be the period between two successive transition of data out or DQS (read) signals. The signal transition is defined to occur when the signal level crossing V_{TT}.
 - t_{HZ} is defined as Dout transition delay from Low-Z to High-Z at the end of read burst operation. The timing reference is cross point of CLK and CLK. This parameter is not referred to a specific Dout voltage level, but specify when the device output stops driving.
 - t_{LZ} is defined as Dout transition delay from High-Z to Low-Z at the beginning of read operation. This
 parameter is not referred to a specific Dout voltage level, but specify when the device output begins
 driving.
 - Input valid windows is defined to be the period between two successive transition of data input or DQS (write) signals. The signal transition is defined to occur when the signal level crossing V_{REF}.
 - 8. The timing reference level is V_{BEF}.
 - 9. The transition from Low-Z to High-Z is defined to occur when the device output stops driving. A specific reference voltage to judge this transition is not given.
 - 10. t_{ck} max is determined by the lock range of the DLL. Beyond this lock range, the DLL operation is not assured.
 - 11. V_{cc} is assumed to be 2.5 V \pm 0.2 V. V_{cc} power supply variation per cycle expected to be less than 0.4 V/400 cycle.

Test Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Input reference voltage	V_{REF}	1.15	1.25	1.35	V
Termination voltage	V _{TT}	$V_{REF} - 0.04$	V _{REF}	$V_{REF} + 0.04$	V
AC input high voltage	V _⊪ (ac)	$V_{REF} + 0.35$	_	_	V
AC input low voltage	V _⊩ (ac)	_	_	$V_{REF} - 0.35$	V
AC differential input high voltage	V _{swing} (ac)	0.7	_	V _{CCQ} + 0.6	V
AC differential cross point voltage	V _x (ac)	V _{REF} - 0.2	V _{REF}	V _{REF} + 0.2	V
Input signal slew rate	SLEW	_	1	_	V/ns




Timing Parameter Measured in Clock Cycle


		Number of clock cycle			
Parameter	Symbol	Min	Max		
Write to pre-charge command delay (same bank)	t _{wpD}	3 + BL/2			
Read to pre-charge command delay (same bank)	t _{RPD}	BL/2			
Write to read command delay (to input all data)	t _{wrd}	2 + BL/2			
Burst stop command to write command delay (CAS latency = 2)	t _{BSTW}	2			
$(\overline{CAS} atency = 2.5)$	t _{BSTW}	3			
Burst stop command to DQ High-Z (CAS latency = 2)	t _{BSTZ}	2			
$(\overline{CAS} \text{latency} = 2.5)$	t _{BSTZ}	2.5			
Read command to write command delay (to output all data) (CAS latency = 2)	t _{RWD}	2 + BL/2			
$(\overline{\text{CAS}} \text{atency} = 2.5)$	t _{RWD}	3 + BL/2			
Pre-charge command to High-Z (CAS latency = 2)	t _{HZP}	2			
(CAS latency = 2.5)	t _{HZP}	2.5			
Write command to data in latency	t _{wcD}	1			
Write recovery	t _{wR}	2			
DM to data in latency	t _{DMD}	0			
Register set command to active or register set command	t _{MRD}	2			
Self refresh exit to non-read command	t _{SNR}	10			
Self refresh exit to read command	t _{SRD}	200			
Power down entry	t _{PDEN}		1		
Power down exit to command input	t _{PDEX}		1		
CKE minimum pulse width	t _{CKEPW}	1			

Timing Waveforms


Command and Addresses Input Timing Definition




Read Timing Definition




Write Timing Definition




Read Cycle




Write Cycle




Mode Register Set Cycle




Read/Write Cycle




Auto Refresh Cycle



Self Refresh Cycle



Power Down Mode



Package Dimensions

HM5425161BTT/HM5425801BTT/HM5425401BTT Series (TTP-66D)

