

HD63310R

Smart Dual Port RAM (S-DPRAM)


Description

Driven by the declining costs of VLSI CPUs, new multiprocessing and parallel-processing architectures are being explored to break the performance barrier of single CPU designs. A critical factor for multiprocessor performance is the choice of the communication mechanism between CPUs. A poorly designed communication scheme can destroy the potential for a multiprocessor design since message passing overhead can quickly offset the performance advantage of multiple CPUs.

An HD63310R S-DPRAM acts as a communication link between two CPUs. Thus, it replaces older, less flexible communication schemes such as parallel ports and FIFO ICs.

Programmable operating mode and bus interface tailor the S-DPRAM for a wide variety of multiprocessor system designs using industry standard MPUs.


Pin Arrangement



Features

- 1024-byte data buffer with dual ports
 - Configurable as a RAM (DPRAM mode) or two FIFOs (FIFO mode)
- Asynchronous bus operation on each port
- Programmable bus interface
 - Each bus configurable as a multiplexed or non-multiplexed address and data bus.
- Built-in programmable registers
 - 8 semaphore registers for multiprocessing applications, 32 user-definable registers
- Programmable outputs
 - Interrupt outputs
 - FIFO status (full/empty, etc) outputs
- High speed operation and low power dissipation 2- μ m CMOS circuit
- Single + 5V power supply

System Block Diagram



4

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

433

Pin Description

Symbol	Pin Number	Name	I/O
V _{CC}	1	Power supply	
V _{SS}	16, 33	Ground	
RESET	48	Reset	I
A ₀ -A ₅ (A) A ₀ -A ₅ (B)	2-7 47-42	Address bus	I
AD ₀ -AD ₇ (A) AD ₀ -AD ₇ (B)	17-24 32-25	Address/data bus	I/O
A ₆ /A ₈ /FRQ ₀ (A) A ₆ /A ₈ /FRQ ₀ (B)	8 41	Multipurpose line (1): Address bit 6/8, FIFO data request 0	I/O
A ₇ /A ₉ /FRQ ₁ (A) A ₇ /A ₉ /FRQ ₁ (B)	9 40	Multipurpose line (2): Address bit 7/9, FIFO data request 1	I/O
A ₈ /AS (A) A ₈ /AS (B)	10 39	Multipurpose line (3): Address bit 8, Address strobe	I
RS (A/B)	11, 38	Register select	I
RDS (A/B)	12, 37	Read strobe	I
WRS (A/B)	13, 36	Write strobe	I
READY (A/B)	14, 35	Ready	O
IRQ(A/B)	15, 34	Interrupt request	O

HITACHI

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	V_{CC} (Note 2)	-0.3 to +7.0	V
Input Voltage	V_{in} (Note 2)	-0.3 to V_{CC} +0.3	V
Allowable Output Current	$ I_o $ (Note 3)	5	mA
Total Allowable Output Current	$ \Sigma I_o $ (Note 4)	60	mA
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +150	°C

Notes: 1. Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect the reliability of the LSI.

2. With respect to V_{SS} (system GND)

3. The allowable output current is the maximum current that may be drawn from, or flow out to, one output terminal or one input/output common terminal.

4. The total allowable output current is the total sum of currents that may be drawn from, or flow out to, output terminals or input/output common terminals.

Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC} (Note)	4.75	5.0	5.25	V
Input Voltage	V_{IH} (Note)	2.2	—	V_{CC}	V
	V_{IL} (Note)	0	—	0.8	V
Operating Temperature	T_{opr}	0	25	70	°C

Note: With respect to V_{SS} (system GND)

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

435

Electrical Characteristics

DC Characteristics ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$, $T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$, unless otherwise noted)

Item		Sym.	Min	Max	Unit	Test Condition
Input High Voltage		V_{IH}	2.2	V_{CC}	V	
Input Low Voltage		V_{IL}	$V_{SS} - 0.3$	0.8	V	
Input Leakage Current	$A_0(A) - A_5(A)$, $A_0(B) - A_5(B)$, $RS(A)$, $RS(B)$, $RDS(A)$, $RDS(B)$, $A_8(A)/\overline{AS}(A)$, $A_8(B)/\overline{AS}(B)$, $WRS(A)$, $WRS(B)$, RESET	lin	-2.5	2.5	μA	$V_{in} = 0$ to V_{CC}
Three-State (Off State) Leakage Current	$AD_0(A) - AD_7(A)$, $AD_0(B) - AD_7(B)$, $A_6(A)/A_8(A)/FRQ_0(A)$, $A_6(B)/A_8(B)/FRQ_0(B)$, $A_7(A)/A_9(A)/FRQ_1(A)$, $A_7(B)/A_9(B)/FRQ_1(B)$	I_{TSI}	-10	10	μA	$V_{in} = 0$ to V_{CC}
Output Leakage Current	$\overline{IRQ}(A)$, $\overline{IRQ}(B)$	I_{LOH}	-10	10	μA	$V_{OH} = V_{CC}$
Output High Voltage		V_{OH}	$V_{CC} - 1.0$	-	V	$I_{OH} = -400\text{ }\mu\text{A}$
			$V_{CC} - 0.1$	-	V	$I_{OH} \leq -10\text{ }\mu\text{A}$
Output Low Voltage	$AD_0(A) - AD_7(A)$, $AD_0(B) - AD_7(B)$, $A_6(A)/A_8(A)/FRQ_0(A)$, $A_6(B)/A_8(B)/FRQ_0(B)$, $A_7(A)/A_9(A)/FRQ_1(A)$, $A_7(B)/A_9(B)/FRQ_1(B)$, $READY(A)$, $READY(B)$	V_{OL}	-	0.5	V	$I_{OL} = 2\text{ mA}$
						$\overline{IRQ}(A)$, $\overline{IRQ}(B)$ $I_{OL} = 3.2\text{ mA}$
Input Capacitance		C_{in}	-	20	pF	$V_{in} = 0\text{ V}$ $T_a = 25^\circ\text{C}$ $f = 1.0\text{ MHz}$
Output Capacitance		C_{out}	-	20		
Current Dissipation	Operating Mode	I_{CC}	-	30	mA	$V_{CC} = 5.25\text{ V}$ $V_{IH} = 2.2\text{ V}$ $V_{IL} = 0.8\text{ V}$
	Standby Mode (RDS , $WRS = \text{High}$)		-	1	mA	$V_{CC} = 5.25\text{ V}$ $V_{IH} = V_{CC} - 0.2\text{ V}$ $V_{IL} = 0.2\text{ V}$

Packaging Information

Part No.	Package
HD63310R	DP-48

HITACHI