


High Performance
128Kx8
CMOS Flash EEPROM



AS29F010
AS29F011


5V 128Kx8 CMOS Flash Memory

FEATURES

- Organization: 131,072 words \times 8 bits
- Sector Erase architecture
 - Four 32K \times 8 sectors
- Single 5.0 \pm 0.5V power supply
- High speed 70/90/120/150 ns address access time
- Low power consumption:
 - 30 mA maximum read current
 - 50 mA maximum program current
 - 1.5 mA maximum standby current
 - 1 mA maximum standby current (low power)
- Deep power-down: $I_{CC} < 2\mu A$ (AS29F011 version)
- 10,000 write/erase cycle endurance


- JEDEC standard write cycle commands
 - protects data from accidental changes
- Program/erase cycle end signals:
 - Data polling
 - I/O6 toggle
- Low V_{CC} write lock-out below 3.2V
- JEDEC standard packages and pinouts:
 - 32-pin DIP
 - 32-pin PLCC
 - 32-pin TSOP

LOGIC BLOCK DIAGRAM



AS29F010-01

PIN ARRANGEMENT



*RP pin for AS29F011

SELECTION GUIDE

	29F010-70	29F010-90	29F010-120	29F010-150	Unit
Maximum access time	t_{AA}	70	90	120	ns
Chip enable access time	t_{CE}	70	90	120	ns
Output enable access time	t_{OE}	30	35	50	ns

ALLIANCE SEMICONDUCTOR

■ 9003449 0000326 442 ■



FUNCTIONAL DESCRIPTION

The AS29F010 and AS29F011 are high performance 1 megabit byte wide Flash EEPROM memories. They are organized as 131,072 words × 8 bits, and divided into four sectors of 32K bytes each. Each sector is separately erased and programmed without affecting data in the other sectors. All program, erase, and verify operations are 5-volt only, and require no external 12V supply pin. All required features for in-system programmability are provided.

The AS29F010 and AS29F011 provide high performance with a maximum access time of 70, 90, 120, or 150 ns. Chip Enable (CE), Output Enable (OE), and Write Enable (WE) pins allow easy interface with the system bus. The AS29F011 is functionally identical to the AS29F010 except for an additional input RP, which controls a deep power-down function. When the RP pin is pulled low (less than V_{IL}) the AS29F011 is disabled, reducing power consumption to virtually zero. The AS29F011 recovers in <2 µs when RP is pulled high.

Program, erase, and verify operations are controlled with an on-chip command register using a JEDEC standard Write State Machine approach to enter commands. Each command requires

four write cycles to be executed. Address and data are latched internally during all write, erase, and verify operations, and an internal timer terminates each command. The chip has a typical timer period of 200 µs for all commands but Erase, which has a typical period of 800 ms. Under nominal conditions, a sector can be completely programmed and verified in less than 12 seconds. To program, erase, and verify a sector typically takes less than 18 seconds.

Data protection is provided by a low- V_{CC} lockout and by error checking in the Write State Machine. Data-bar polling and Toggle Bit modes are used to show that the chip is executing a command when the AS29F010 or AS29F011 is read during a write or erase operation. After Erase or Program commands, Verify-1 and Verify-0 command modes ensure sufficient margin for reliable operation. (See command summary on page 5.)

The AS29F010 and AS29F011 are packaged in 32-pin DIP, PLCC and TSOP packages with JEDEC standard pinouts for one megabit Flash memories.

ARRAY ARCHITECTURE AND DATA POLARITY

The array consists of 128K (131,072) bytes divided into four sectors of 32K bytes each. Addresses A15 and A16 select the four sectors:

Sector	Address Range
0	00000h–07FFFFh
1	08000h–0FFFFh
2	10000h–17FFFFh
3	18000h–1FFFFh

The AS29F010 and AS29F011 are shipped in the erased state with all bits set to 1. Programmed bits are set to 0. Data is programmed into the array one byte at a time. Within a programmed byte, any bit that remains set to 1 can be programmed to 0 later, but all programmed bits remain set to 0 until the sector is erased and verified using the Sector Erase and Verify algorithm. Erase returns

all bytes in a 32K sector to the erased state FFh, or all bits set to 1. Each sector is erased individually with no effect on the other sectors.

Address Pins	Function
A0–A5	CA: Column addresses 00–3Fh
A6–A14	RA: Row addresses 000–1FFh
A15–A16	SA: Sector addresses 0–3h

OPERATING MODES

The AS29F010 and AS29F011 are controlled by a Write State Machine (WSM) that interprets and executes commands. At power-up the WSM is reset to normal mode, which allows the chip to operate as a ROM. Once a command is initiated by writing data into the I/O pins with the WE pin, the WSM enters the command mode and keeps the chip powered up until the command is finished. After the command is terminated by the internal timer,

the WSM returns to the normal mode and the chip may be read as a ROM.

The RP pin of the AS29F011 overrides all other inputs. Any operation in progress is interrupted when the RP pin is pulled low.

**MODE TABLE**

Mode	RP [†]	CE	OE	WE	A0	A9	I/O
Deep power down	L	X	X	X	X	X	HI-Z
Read	H	L	L	H	A0	A9	D _{OUT}
Output disable	H	L	H	H	X	X	HI-Z
Standby	H	H	H	H	X	X	HI-Z
Mfr. code	H	L	L	H	L	V _h	52h
Part code	H	L	L	H	H	V _h	03h
Write command	H	L	H	L	A0	A9	D _{IN}

[†]RP is used only on the AS29F011. Key: L =Low (<V_{IL}); H = High (>V_{IH}); V_h = 11.5–12.5V; X =Don't care

Deep power down: (AS29F011 only): RP low; all DC power disabled. This interrupts any command in progress.

Read mode: Selected with CE and OE low, WE high. Data is valid T_{AA} after addresses are stable, T_{CE} after CE is low and T_{OE} after OE is low.

Output disable: Part remains powered up; but outputs disabled with OE pulled high.

Standby: Part is powered down, and I_{CC} reduced to 1.5 mA for TTL input levels (<1.0 mA for CMOS input levels).

Mfr. (manufacturer) code, Part code: Selected by A9 = 11.5–12.5V per the JEDEC standard for non-volatile memories. When

CE and OE are pulled low the outputs are enabled and a data byte is read out. When A0 is pulled low the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products. When A0 is high D_{OUT} = 03h, the Alliance part code for the AS29F010.

Write command: Selected by CE and WE pulled low, OE pulled high. Initiates command mode in the WSM and latches addresses and data into the chip. Once a write command starts, the WSM stays in command mode until the command is completed or it times out. Addresses are latched on the falling edge of WE and CE; data is latched on the rising edge. The WE signal is filtered to prevent spurious events from being detected as write commands.

COMMAND FORMAT

All commands require four bus write cycles to execute. After four write cycles the command executes until terminated by the internal timer. For verify commands a read operation after Write_[4] in a write command bus cycle reads out the data from the array. For manufacturer and part code commands the ID code is read out. For other operations a read operation reads out a status byte on the outputs.

	ADDRESS IN	DATA IN
Bus Write _[1]	5555h	AAh
Bus Write _[2]	2AAAh	55h
Bus Write _[3]	5555h	Command code
Bus Write _[4]	Address in	Data in
Bus read	Address in	D _{OUT}

Command timeout: For each operation the address and data are latched at bus Write_[4] and held until the operation completes and times-out. After time-out the WSM returns the AS29F010 to normal mode. Each individual operation requires the 4-cycle write

command sequence to execute. The AS29F010 does not remain in command mode after time-out. When a command times-out only the error flag is not reset.

Errors and timeout: Any of the following conditions sets the error flag.

- Any write command which does not match the sequence above for Write_[1], Write_[2], and Write_[3].
- Any write cycle that follows more than 150 µs after the previous write cycle.
- The command Data_[3] in Write_[3] has more than one bit set high. This indicates conflicting commands.
- V_{CC} drops below V_{LKO} during command execution.

Once the error flag is set, the AS29F010 times out and returns to normal mode. The error flag remains until it is cleared by a reset command. The error flag can be read by executing a status command and reading the status byte.



COMMAND CODES AND TIME-OUT

The Command Code table displays the bus cycles required for each command mode. Read delay is the minimum delay after Write_[4] during a write command bus cycle before a valid read may be executed. Timeout indicates the maximum delay before the

WSM returns the AS29F010 to normal mode. Erase has a longer timeout than the other modes. Status byte can be read almost immediately after a Write_[4], but the verify commands require a 25 µs delay to read valid data.

COMMAND CODE TABLE

Mode	D _{IN[3]} Write _[3] Data	A _{IN[4]} Write _[4] Addr.	D _{IN[4]} Data	Read Addr.	Read Data	Read Delay	Maximum Time Out
Reset	00h	x	x	0000h	Status	100 ns	250 µs
Status	01h	x	x	0000h	Status	100 ns	250 µs
Mfr. Code	02h	0000h	x	0000h	MCODE	100 ns	250 µs
		0001h	x	0001h	PCODE	100 ns	
Verify-0	04h	A _{IN}	x	A _{IN}	D _{OUT}	25 µs	250 µs
Verify-1	08h	A _{IN}	x	A _{IN}	D _{OUT}	25 µs	250 µs
Converge	10h	A _{IN}	00h	A _{IN}	Status	100 ns	250 µs
Program	40h	A _{IN}	D _{IN}	A _{IN}	Status	100 ns	250 µs
Erase	80h	A _{IN}	FFh	A _{IN}	Status	100 ns	1000 µs

Note: Code 02h is not used.

COMMAND ALGORITHMS

Individual write commands are used together in eight program and erase algorithms to guarantee the 29F010 operating margins for the life of the part. Refer to the AS29F010 Programming Specification for details on the algorithms for program and erase operations.


**RECOMMENDED OPERATING CONDITIONS**(T_a = 0°C to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V _{IH}	2.0	-	V _{CC} + 1.0	V
	V _{IL}	-0.5	-	0.8	V


ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Input Voltage (Input or I/O pin)	V _{IN}	-1.0	V _{CC} + 1.0	V
Input Voltage (A9 pin)	V _{IN}	-1.0	+13.0	V
Output Voltage	V _{OUT}	-1.0	V _{CC} + 1.0	V
Power Supply Voltage	V _{CC}	+4.5	+5.5	V
Operating Temperature	T _{OPR}	-55	+125	°C
Storage Temperature (Plastic)	T _{STG}	-65	+125	°C
Short Circuit Output Current	I _{OUT}	-	100	mA
Latch-up Current	I _{IN}	-	±100	mA

NOTE: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

MAXIMUM NEGATIVE OVERSHOOT WAVEFORM

AS29F010-03

MAXIMUM POSITIVE OVERSHOOT WAVEFORM

AS29F010-04

**DC ELECTRICAL CHARACTERISTICS**(V_{CC} = 5.0±0.5V, GND = 0V, T_a = 0°C to +70°C)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input load current	I _{LI}		-	±1	µA
Output leakage current	I _{LO}		-	±1	µA
Output short circuit current	I _{OS}	V _{OUT} = 0.5V	-	100	mA
Active current, read @ 6MHz	I _{CC}	CE = V _{IL} , OE = V _{IH}	-	30	mA
Active current, program/erase	I _{CCPRG}	CE = V _{IL} , OE = V _{IH}	-	50	mA
I _{CC}	I _{SB1}	CE = V _{IH}	-	1.5	mA
	I _{SB2}	CE = V _{CC}	-	1.0	mA
	I _{CCPD}	RP = 0V	-	2	µA
Input: low level	V _{IL}		0.8	-	V
Input: high level	V _{IH}		-	2	V
Output low voltage	V _{OL}	I _{OL} = 12mA	-	0.45	V
Output high level	V _{OH1}	I _{OH} = -2.5 mA	2.4	-	V
	V _{OH2}	I _{OH} = -100 µA	V _{CC} - 0.4	-	V
Low V _{CC} lock out voltage	V _{LKO}		3.2	-	V
Input HV select voltage	V _{HH}		11.5	12.5	V

Notes:

- Not more than one output tested simultaneously. Duration of the short circuit must not be >1 second. V_{OUT} = 0.5V was selected to avoid test problems caused by tester ground degradation. (This parameter is sampled and not 100% tested, but guaranteed by characterization.)
- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (@ 6 MHz). The frequency component typically is less than 2 mA/MHz with OE at V_{IH}.
- I_{CC} active while program or erase operations are in progress.

**AC PARAMETERS-READ CYCLE**(V_{CC} = 5.0±0.5V, GND = 0V, T_a = 0°C to +70°C)

JEDEC Symbol	Std Symbol	Parameter	-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{AVAV}	t _{RC}	Read cycle time	70	-	90	-	120	-	150	-	ns
t _{AVQV}	t _{ACC}	Address to output delay	-	70	-	90	-	120	-	150	ns
t _{ELQV}	t _{CE}	Chip enable to output	-	70	-	90	-	120	-	150	ns
t _{GLQV}	t _{OE}	Output enable to output	-	30	-	35	-	50	-	50	ns
t _{EHQZ}	t _{DF}	Chip enable to output high-Z	-	20	-	20	-	30	-	30	ns
t _{GHQZ}	t _{DF}	Output enable to output high-Z	-	20	-	20	-	30	-	30	ns
t _{AQXQ}	t _{OH}	Output hold time from addresses, first occurrence of CE or OE	-	0	-	0	-	0	-	0	ns
t _{PWH}		RP Power up recovery time [†]	-	1	-	1	-	1	-	1	μs


[†] Applies to version AS29F011 only.**AC PARAMETERS-WRITE CYCLE**(V_{CC} = 5.0±0.5V, GND = 0V, T_a = 0°C to +70°C)

JEDEC Symbol	Std Symbol	Parameter	-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{AVAV}	t _{WC}	Write cycle time	-	70	-	90	-	120	-	150	ns
t _{AVWL}	t _{AS}	Address setup time	-	0	-	0	-	0	-	0	ns
t _{WLAX}	t _{AH}	Address hold time	-	45	-	45	-	50	-	50	ns
t _{DVWH}	t _{DS}	Data setup time	-	30	-	45	-	50	-	50	ns
t _{WHDX}	t _{DH}	Data hold time	-	0	-	0	-	0	-	0	ns
	t _{OES}	Output enable setup time	-	0	-	0	-	0	-	0	ns
	t _{OEH}	Output enable hold time: Read	-	0	-	0	-	0	-	0	ns
		Output enable hold time: Toggle and data polling	-	10	-	10	-	10	-	10	ns
t _{GHWL}	t _{GHWL}	Read recover time before write	-	0	-	0	-	0	-	0	ns
t _{ELWL}	t _{CS}	CE setup time	-	0	-	0	-	0	-	0	ns
t _{WHEH}	t _{CH}	CE hold time	-	0	-	0	-	0	-	0	ns
t _{WLWH}	t _{WP}	Write pulse width	-	35	-	45	-	80	-	80	ns
t _{WHWL}	t _{WPH}	Write pulse width high	-	20	-	20	-	20	-	20	ns
t _{WHHW1}	t _{WHHW1}	Programming pulse time	-	250	-	250	-	250	-	250	μs
t _{WHHW2}	t _{WHHW2}	Erase pulse time	-	1000	-	1000	-	1000	-	1000	μs
t _{VCS}		V _{CC} setup time	-	2	-	2	-	2	-	2	μs



READ WAVEFORM


($V_{CC} = 5.0 \pm 0.5V$, GND = 0V, $T_a = 0^\circ C$ to $+70^\circ C$)




AS29F010-06

WRITE COMMAND WAVEFORM

($V_{CC} = 5.0 \pm 0.5V$, GND = 0V, $T_a = 0^\circ C$ to $+70^\circ C$)




AS29F010-07

**WRITE COMMAND BUS CYCLE**(V_{CC} = 5.0±0.5V, GND = 0V, T_a = 0°C to +70°C)

AS29F010-08

NOTES

- A_{IN}[4:1], and D_{IN}[4:1] = Address and Data for write cycles 1-4.
- D_{IN} = Data to be programmed at address A_{IN}.
- Com. = Command byte input on the I/O pins during Write_[3].
- D_{OUT} = Status byte, Manufacturer ID code, or array data for verify.

AC TEST CONDITIONS

*including scope
and jig capacitance

AS29F010-09



LATCHUP CHARACTERISTICS

Parameter		Min	Max	Unit
Input voltage with respect to GND on pin A9		-1.0	+13.5	V
Input voltage with respect to GND (except I/O pins and A9)		-1.0	+10.0	V
Input voltage with respect to GND on all I/O pins		-1.0	$V_{CC}+1.0$	V
Current		-100	+100	mA

NOTE: Includes all pins except V_{CC} . Test conditions: $V_{CC} = 5.0V$, one pin at a time.

TSOP PIN CAPACITANCE

($f = 1 \text{ MHz}$, $T_a = 25^\circ\text{C}$)

Symbol	Parameter	Test Setup	Typical	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control pin capacitance	$V_{IN} = 0$	7.5	9	μF

PLCC AND PDIP PIN CAPACITANCE

($f = 1 \text{ MHz}$, $T_a = 25^\circ\text{C}$)

Symbol	Parameter	Test Setup	Typical	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0$	4	6	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$	8	12	pF
C_{IN2}	Control pin capacitance	$V_{IN} = 0$	8	12	μF

DATA RETENTION

Parameter	Temperature	Min	Unit
Minimum pattern data retention time	150°	10	years
	125°	20	years








ERASE AND PROGRAMMING PERFORMANCE

($f = 1 \text{ MHz}$, $T_a = \text{Room Temperature}$, $V_{CC} = 5V \pm 10\%$)

Parameter		Limits			
		Min	Typical	Max	
Sector erase and Verify-1 time (excludes 00h programming prior to erase)		-	6.0	8.2	sec
Sector programming time		-	-	8.2	sec
Chip programming time		-	24	-	sec
Erase program cycles		10,000	-	-	cycles
Byte program time		-	200	250	μs
Byte verify0 time		-	200	250	μs



PRELIMINARY DC AND AC CHARACTERISTICS





ORDERING CODES

Package \ Access Time	70 ns	90 ns	120 ns	150 ns
Plastic DIP, 600 mil, 32-pin	AS29F010-70PC	AS29F010-90PC	AS29F010-120PC	AS29F010-150PC
PLCC, 32-pin	AS29F010-70LC	AS29F010-90LC	AS29F010-120LC	AS29F010-150LC
TSOP, 8x20 mm, 32-pin	AS29F010-70TC	AS29F010-90TC	AS29F010-120TC	AS29F010-150TC

PART NUMBERING SYSTEM

AS29F	010	-XX	X	C
Flash EEPROM Prefix	Device Number	Addr. Access Time	Package: P = PDIP 600 mil L = PLCC T = TSOP 8x20 mm	Commercial Temperature Range, 0°C to 70 °C

REPRESENTATIVES AND DISTRIBUTORS

DOMESTIC REPS	INDIANA	NEVADA	RHODE ISLAND	INTERNATIONAL	JAPAN	SALES OFFICES
ALABAMA Concord Component (205) 772-8883	CC Electro Sales (317) 921-5000	North: Brooks Technical (415) 960-3880	Kitchen & Kutchin Inc. (617) 229-2660	AUSTRALIA NJS Technology Pty Ltd. Mulgrave, Victoria	Actes Engineering Tokyo +81-3-3769-3029	HEADQUARTERS Alliance Semiconductor San Jose, CA (408) 383-4900
ARIZONA Competitive Technology (602) 265-9224	CentTech (816) 358-8100	South: Competitive Tech. (602) 265-9224		+61-3-562-1244	Rohm Co. Ltd. Kyoto +81-75-311-2121	NORTHEAST AREA Alliance Semiconductor Boston, MA (617) 239-8127
ARKANSAS Southern States Marketing (214) 238-7500	CC Electro Sales (317) 921-5000	NEW HAMPSHIRE Kitchen & Kutchin Inc. (617) 229-2660	Concord Component (919) 846-3441	R&D Electronics Dingley, Victoria	FM Korea +822-575-9720	TECHNICAL CENTER
CALIFORNIA North: Brooks Technical (415) 960-3880		NEW JERSEY South: ERA Associates (800) 645-5500	D. A. Case Associates (612) 831-6777	+61-3-558-0444	Woo Young Tech +822-369-7099	TAIWAN Alliance Semiconductor +886-2-723-9944
LA Area: Competitive Tech. (714) 450-0170		LOUISIANA Southern States Marketing North: (214) 238-7500		ACD Bayswater, Victoria +61-3-9762-7644		
San Diego: ATS (619) 634-1488		MAINE Kitchen & Kutchin Inc. (617) 229-2660	Concord Component (205) 772-8883	CANADA Tech Trek Ltd. Mississauga: (905) 238-0366		
COLORADO Technology Sales (303) 792-8835	Chesapeake Technology (301) 236-0530	MARYLAND Chesapeake Technology (301) 236-0530		TEXAS Southern States Marketing Austin: (512) 835-5822	PUERTO RICO Micro-Electronic Comp. (809) 746-9897	
CONNECTICUT Kitchen & Kutchin Inc. (203) 239-0212		MASSACHUSETTS Kitchen & Kutchin Inc. (617) 229-2660		MISSOURI Upstate: Tri-Tech Rochester (716) 385-6500	TAIWAN Asian Specific Tech. +886-2-521-2363	
DELAWARE Vantage Sales (609) 424-6777		MINNESOTA D. A. Case Associates (612) 831-6777		VERMONT Charles Fields & Assoc. (801) 299-8228	Puteam International +886-2-729-0373	
FLORIDA Micro-Electronic Comp. Deerfield Beach (305) 426-8944	Enco Group (810) 338-8600	MISSOURI East: Centech (314) 291-4230	NORTH CAROLINA Concord Component (919) 846-3441	EUROPE Britcomp Sales Surrey, England	DISTRIBUTORS All-American Locations Nationwide Headquarters: (305) 621-8282	
Tampa (813) 393-5011		West: Centech (816) 358-8100	NORTH DAKOTA D. A. Case Associates (612) 831-6777	+44-1932 347077	Axis Components Sunnyvale, CA (408) 522-9595	
GEORGIA Concord Component (404) 416-9597		MISSISSIPPI Concord Component (205) 772-8883	OKLAHOMA Midwest Marketing Assoc. Lyndhurst: (216) 381-8575	+44-1932 346256	Axis Components Irvine, CA (714) 459-5510	
HAWAII Brooks Technical (415) 960-3880		MONTANA ES/Chase (503) 684-8500	OREGON ES/Chase (503) 684-8500	WASHINGTON ES/Chase (206) 823-9535	Future Electronics Locations Worldwide Headquarters: (514) 594-7710	
IDAHO ES/Chase (503) 684-8500		PENNSYLVANIA East: Vantage Sales (609) 424-6777	PENNSYLVANIA NEBRASKA Centech (816) 358-8100	VIRGINIA Chesapeake Technology (301) 236-0530	Interface Electronics Hopkinton, MA (800) 632-7792	
ILLINOIS North: El-Mech (312) 794-9100			WEST VIRGINIA Southern States Marketing (214) 238-7500	WEST VIRGINIA Eastele Technology (301) 236-0530	(508) 435-0100	
South: Centech (314) 291-4230			WISCONSIN D. A. Case Associates (612) 831-6777	INDIA Priya Electronics, Inc. San Jose, CA USA		
			WYOMING Technology Sales (216) 381-8575	(408) 954-1866		
				ISRAEL Elidz Technology +972-9-562-666		

Alliance Semiconductor reserves the right to make changes in this data sheet at any time to improve design and supply the best product possible. Alliance Semiconductor cannot assume responsibility for circuits shown or represent that they are free from patent infringement. Alliance products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Alliance. ProMotion® and the Alliance logo are registered trademarks of Alliance Semiconductor Corporation. All other trademarks are property of their respective holders.

ALLIANCE SEMICONDUCTOR

3099 North First Street San Jose, CA 95134

(408) 383-4900 Fax (408) 383-4999

Printed in U.S.A.

Copyright © 1995 All rights reserved.

March 1996

■ 9003449 0000337 228 ■

12