							-	R	EVISI	ONS									-	
LTR	DESCRIPTION											DA	TE (Y	R-MO-D	(A)		APPR	OVED		
A	Make change to 1.2.4. In accordance N.O.R. 5962-R086-96.							wit	h			96-0	3-20		1	M.A.	FRYI	2		
В	Add device class N. Add case outline Y. Ma editorial changes throughout. Redrawn.							Ма	ke.	,	96-0	8-16]	R. MO	INNC	1			
												•								
REV	T	!	<u> </u>	ľ	<u> </u>															
SHEET																				
REV	В	В	В	В	В	В	В	В	В	В	В	В	В							
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27							
REV STATU				RE	V		В	В	В	В	В	В	В	В	В	В	В	В	В	В
OF STILLING	,			SH	EET	-	1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PAREI CK OF	D BY FICER					!	DEFE				NTER 110 4:		MBUS	6	
STA MICRO	OCIR	CUI	Т		CKED RAJESI	BY I PITH	ADIA													
DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL APPROVED BY MICHAEL FRYE MICROCIRCUIT, LINEAR, 175 MHZ INTERFACE PALETTE, MONOLITH					, 64-B IC SIL	IT, VI ICON	DEO I													
DEPA AND AGE DEPARTME		OF TH		DRA	WING		OVAL I 01-12	DATE		SIZE	_		E COI			59	962	-967	758	
AMS	N/A			REV	/ISION	LEVE	-				<u> </u>	6	726	8	<u> </u>					
					E	3				SHE	EET	1	*	OF	2	27				


9004708 0024100 958 📟

DESC FORM 193
JUL 94
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-È497-96

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents three product assurance class levels consisting of high reliability (device classes Q and M), space application (device class V) and nontraditional performance environment (device class N). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. For device class N, the user is cautioned to assure that the device is appropriate for the application environment.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes N, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	TVP3026	175 MHz, 64-bit, video interface palette

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
N	Certification and qualification to MIL-PRF-38535 with a non traditional performance environment $\underline{1}$ /
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CQCC2-F164	164	Quad ceramic flat pack with non-conductive tie bar
Y	See figure 1	160	Plastic quad flat pack

1/ Any device outside the traditional performance environment; e.g., an operating temperature range of -55°C to +125°C and which requires hermetic packaging.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 2

DESC FORM 193A JUL 94

9004708 0024101 894

1.2.5 <u>Lead finish</u> . The lead finish is as specified in MIL-PRF-38535 for device class appendix A for device class M.	ses N, Q, and V or MIL-PRF-38535,
1.3 Absolute maximum ratings. 1/ 2/ 3/	
Supply voltage range (V _{DD})	+7.0 V dc
DC input voltage range (V _{IN})	-0.5 V dc to V _{DD} + 0.5 V dc <u>4</u> /
Analog output short-circuit duration to any power supply or common ground	Unlimited
Storage temperature range (T _{STG})	
Junction temperature (T _J)	+175°C
Case temperature for 10 seconds (HFG package)	+260°C
Lead temperature (1.6 mm (1/16 inch) from case for 10 seconds)	
Thermal resistance, junction to case (Θ_{1C}) :	
Case outline X	
Case outline Y	10.3°C/W
Thermal resistance, junction to ambient (Θ_{JA}):	
Case outline X	36° C/W
Case outline Y	41.4°C/VV
1.4 Recommended operating conditions. 2/ 3/	
Supply voltage range (AV _{DD} , DV _{DD})	+4.75 V dc to +5.25 V dc
Reference voltage,(V _{REF})	+1.1 V dc to +1.3 V dc
High level input voltage range (V _{IH})	+2.4 V dc to VDD + 0.5 V dc
Maximum low level input voltage (V _{IL})	+0.8 V
Ambient operating free-air temperature (T _A)	-55°C to +125°C
2. APPLICABLE DOCUMENTS	
2.1 <u>Government specification, standards, and handbooks</u> . The following specificat part of this drawing to the extent specified herein. Unless otherwise specified, the iss the issue of the Department of Defense Index of Specifications and Standards (DoDIS solicitation.	ues of these documents are those listed in
SPECIFICATION	
MILITARY	
MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification	for.
1/ Stresses above the absolute maximum rating may cause permanent damage to t	he device. Extended operation at the
maximum levels may degrade performance and affect reliability.	151156. Enterided operation at the
 Unless otherwise noted, all voltages are referenced to GND. The limits for the parameters specified herein shall apply over the full specified V 	nange and ambient temperature range
3/ The limits for the parameters specified herein shall apply over the full specified v of -55°C to +125°C. Unused inputs must be held high or low.	DD range and ambient temperature range
4/ The input populity voltage rating may be exceeded provided that the input clamp	current rating is observed

4/ The input negative voltage rating may be exceeded provided that the input clamp current rating is observed.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 3

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

HANDBOOKS

MILITARY

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes N, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 <u>Truth table(s)</u>. The truth table(s) shall be as specified on figure 3.
 - 3.2.4 Logic diagram(s). The logic diagram(s) shall be as specified on figure 4.
 - 3.2.5 Switching waveform(s). The switching waveform(s) shall be as specified on figure 5.
 - 3.2.6 Clock diagram. The clock diagram shall be as specified on figure 6.
- 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 4

- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. For class N devices only, the date code format may be modified as a traceable date code in lieu of the inspection lot date code for case outline Y.
- 3.5.1 Certification/compliance mark. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes N, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535.
- 3.6 Certificate of compliance. For device classes N, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes N, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 Certificate of conformance. A certificate of conformance as required for device classes N. Q. and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 110 (see MIL-PRF-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. For device classes N, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

SIZE **STANDARD** 5962-96758 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 43216-5000**

5

Test and <u>1</u> / MIL-STD-883	Symbol	To -55	est conditions °C ≤ T _Δ ≤ +1.	s <u>2</u> / 25°C	v _{cc}	Group A subgroups	Lir	Limits	
test method		+4.75 unles	°C ≤ T _A ≤ +1 5 V ≤ V _{DD} ≤ + s otherwise s	-5.25 V pecified	<u>3</u> / M		Min	Max	
High level output voltage 3006	V _{OH}	For all inputs test, I _{OH} = -8	affecting outp 00 μΑ	ut under	4.75 V to 5.25 V	1,2,3	2.4		V
Low level output voltage 3007	V _{OL}	affecting PCLKOUT, MCLK, I _{OL} output 3.2 mA		NSE,	4.75 V to 5.25 V	1,2,3		0.4	٧
		under test	HSYNCOL	UT,VSYNCOUT nA				0.4	
			SCLK, IOI	= 18 mA				0.5	
Input current high	I _{IH}	For input	TTL inputs	s, V _{IN} = 2.4 V	4.75 V	1,2,3		10	μA
3010		under test	ECL input	s, V _{IN} = 4.0 V	to 5.25 V			10	
Input current low	I _{IL}	For input	TTL inputs	s, V _{IN} = 0.8 V	4.75 V	1,2,3		-10	μA
3009		under test	ECL input	s, V _{IN} = 0.4 V	to 5.25 V			-10	
Supply current	1 _{DD}	Psuedo			4.75 V	1,2,3		1.0	Α
		True color			to 5.25 V			1.0	
		Direct						1.0	
High impedance-state output current 3021	loz				4.75 V to 5.25 V	1,2,3		25	μA
Differential input voltage	V _{ID}	ECL inputs			4.75 V to 5.25 V	1,2,3	0.6	6.0	٧
Common-mode input voltage	V _{IC}	ECL inputs			4.75 V to 5.25 V	1,2,3	2.85	V _{DD} - 0.5	\
End-point linearity	EL	8/6 high			4.75 V	1,2,3		1	LS
error (each DAC)		8/6 low	· · · · · · · · · · · · · · · · · · ·		to 5.25 V			0.25	
Differential linearity	E _D	8/6 high			4.75 V	1,2,3		1	LS
error (each DAC)		8/6 low			to 5.25 V			0.25	
Gray scale error	GSE				4.75 V to 5.25 V	1,2,3		5	%
See footnotes at end of t	able.								
	STANDAR			SIZE A			5	5962-96	758
DEFENSE SUF			JS		REVISION	ON LEVEL B	SH	EET 6	

	T	ABLE I. <u>Electrical performan</u>	ce characteristic	<u>s</u> - Continu	ed.			
Test and 1/ MIL-STD-883 test method	Symbol	Test condition -55° C ≤ T _A ≤ +1 +4.75 V ≤ V _{DD} ≤ unless otherwise s	V _{DD}	Group A subgroups <u>3</u> /	Lim Min	nits Max	Unit	
Output current 4/	lout	White level relative to blan		4.75 V	1,2,3	17.69	20.4	mA
		White level relative to black (7.5 IRE only)	ķ	to 5.25 V		16.74	18.5	mA
		Black level relative to blant (7.5 IRE only)	(0.95	1.9	mA
		Blank level on IOR, IOB				-50	50	μΑ
		Blank level on IOG (with S	YNC enabled)		-	6.29	8.96	mA
		Sync level on IOG (with S)	'NC enabled)			-50	50	μΑ
DAC-to-DAC matching	DDM			4.75 V • to 5.25 V	1,2,3		5	%
Output compliance voltage	Voc			4.75 V to 5.25 V	1,2,3	0.4	1.2	V
Voltage reference output voltage	V _{REFO}			4.75 V to 5.25 V	1,2,3	1.1	3.0	٧
Input capacitance	C _{IN}	See 4.4.1c, TTL inputs f = 1 MHz, V _{IN} = 2.4 V	-	4.75 V to	4		4.0	pF
	i	See 4.4.1c, ECL inputs f = 1 MHz, V _{IN} = 4 V		5.25 V			4.0	
Output capacitance	COUT	See 4.4.1c, f = 1 MHz, I _{OUT} = 0 mA		4.75 V to 5.25 V	4		13.0	рF
Functional test		See 4.4.1b		4.75 V to 5.25 V	7,8			
DOTCLK frequency	fDC	<u>5</u> /		4.75 V to 5.25 V	9,10,11		175	MH
Pixel clock PLL	f _{PC}	Internal frequency 5/		4.75 V	9,10,11		175	MH:
frequency		PCLKOUT frequency 5/		to 5.25 V			110	
MCLK PLL frequency	f _M	<u>5</u> /		4.75 V to 5.25 V	9,10,11		100	MH
VCO frequency, pixel clock PLL, MCLK PLL, and loop clock PLL	fvco	<u>5</u> /		4.75 V to 5.25 V	9,10,11	110	220	MH
See footnotes at end of t	able.							
	STANDAR CIRCUIT D		SIZE A			5	5962-9	6758
DEFENSE SUP	PLY CEN	TER COLUMBUS 43216-5000		REVISION LEVEL B			SHEET 7	

Test and 1/	Symbol	Test conditions 2/	V _{DD}	Group A	Lin	nits	Unit
MIL-STD-883 test method		-55°C ≤ T _A ≤ +125°C +4.75 V ≤ V _{DD} ≤ +5.25 V unless otherwise specified		subgroups <u>3</u> /	Min	Max	
CLK0 frequency for VGA mode 2	^f VGA	<u>5</u> /	4.75 V to 5.25 V	9,10,11		85	MHz
Clock cycle time	t _{cyc}	TTL <u>5</u> /	4.75 V	9,10,11	7.1		ns
		ECL <u>5</u> /	to 5.25 V		5.7		
Delay time, RCLK to LCLK	t _{d4}	5/6/	4.75 V to 5.25 V	9,10,11		0.5	RCLK periods
Hold time, RS(3 <u>-0</u>) valid before RD or WRI	t _{su1}	5/	4.75 V to 5.25 V	9,10,11	10		ns
Hold time, RS(<u>3-</u> 0) valid after RD or WRI	t _{h1}	5/	4.75 V and 5.25 V	9,10,11	10		ns
Setup time, D(7 <u>-0</u>) valid before WRî	^t su2	5/	4.75 V and 5.25 V	9,10,11	35		ns
Hold time, D(7 <u>-0</u>) valid after WR↑	^t h2	<u>5</u> /	4.75 V and 5.25 V	9,10,11	0		ns
Setup time, VGA(7-0) and VGAHS, VGAVS, and VGABL valid before CLK01	t _{su3}	5/	4.75 V and 5.25 V	9,10,11	5		ns
Hold time, VGA(7-0) and VGAHS, VGAVS, and VGABL valid After CLK01	t _h 3	<u>5</u> /	4.75 V and 5.25 V	9,10,11	5		ns
Setup time, P(63-0), VGA(7-0), and PSEL valid before LCLK†	t _{su4}	5/	4.75 V and 5.25 V	9,10,11	5		ns
Hold time, P(63-0), VGA(7-0), and PSEL valid after LCLK1	t _{h4}	5/	4.75 V and 5.25 V	9,10,11	2		ns
Setup time, SYSHS, SYSVS, and OVS valid before LCLKI	t _{su5}	<u>5</u> /	4.75 V and 5.25 V	9,10,11	5		ns
Hold time, SYSHS, SYSVS, and OVS valid after LCLK1	t _{h5}	5/	4.75 V and 5.25 V	9,10,11	2		ns

See footnotes at end of table.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	8

	T#	ABLE I. Electrical performan	ce characteristics	- Continue	ed.			
Test and 1/ MIL-STD-883 test method	Symbol	Test conditions 2 / -55° C ≤ T _A ≤ +125 $^{\circ}$ C +4.75 V ≤ V _{DD} ≤ +5.25 V unless otherwise specified		V _{DD}	Group A subgroups <u>3</u> /	Lin Min	nits Max	Unit
Setup time, SYSBC valid before LCLK1	^t su6	5/		4.75 V and 5.25 V	9,10,11	5		ns
Hold time, SYSBC valid after LCLK1	t _{h6}	5/		4.75 V and 5.25 V	[.] 9,10,11	2		ns
Pulse duration, RD or WR low	^t w1	5/		4.75 V and 5.25 V	9,10,11	50		ns
Pulse duration, RD or WR high	t _{w2}	5/	5/		9,10,11	30		ns
Pulse duration, clock	t _{w3}	TTL <u>5</u> /		4.75 ∨	9,10,11	3		ns
high		ECL <u>5</u> /		and 5.25 V		2.5		
Pulse duration, clock	t _{w4}	TTL <u>5</u> /		4.75 V	9,10,11	3		ns
low		ECL <u>5</u> /		and 5.25 V		2.5		
SCLK/RCLK 7/ frequency	f _{SR}			4.75 V and 5.25 V	9,10,11		85	MHz
VCLK frequency 7/	fvc			4.75 V and 5.25 V	9,10,11		85	МHz
Enable time, RD low to D(7-0) valid	^t en1	See figure 5		4.75 V and 5.25 V	9,10,11		40	ns
Disable time, RD high to D(7-0) disabled	^t dis1	See figure 5		4.75 V and 5.25 V	9,10,11		17	ns
Valid time, D(7-0) valid after RD high	t _{v1}	See figure 5		4.75 V and 5.25 V	9,10,11	5		ns
Delay time, RD low to D(7-0) starting to turn on	t _{d1}	See figure 5		4.75 V and 5.25 V	9,10,11	5		ns
Delay time, SCLK high/low to RCLK high/low	t _{d3}	See figure 5 <u>8</u> / <u>9</u> / <u>10</u> /		4.75 V and 5.25 V	9,10,11	1	6	ns
Analog output skew	AOS			4.75 V and 5.25 V	9,10,11	0	2	ns
See footnotes at end of table.								
STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			SIZE A			5	962-9	6758
				REVISIO	N LEVEL B	SH	EET 9	

TABLE I. Electrical performance characteristics - Continued.

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. I_{DD}), utilize the general test procedure of MIL-STD-883 under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{DD} test, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter. For input terminals not designated, V_{IN} = GND or V_{IN} ≥ 3.0 V.
- 3/ For device class N only, all subgroup 3 (-55°C) test limits are guaranteed but not tested.
- 4/ Test conditions for RS343-A video signals (unless otherwise specified): recommended using external voltage reference V_{REF} = 1.235 V, R_{SET} = 523 Ω. When using the internal voltage reference, R_{SET} may need to be adjusted in order to meet these limits.
- 5/ Unless otherwise specified, TTL input signals are 0 V to 3 V with less than 3 ns rise/fall time between the 10% and 90% levels. ECL input signals are V_{DD}-1.8 V to V_{DD}-0.8 V with less than 2 ns rise/fall time between the 20% and 80% levels. For input and output signals, timing reference points are at the 10% and 90% signal levels. Analog output loads are less than 10 pF. D(0-7) output loads are less than 50 pF. Unless otherwise specified, all other output loads are less than 50 pF. See figures 5 and 6.
- 6/ This parameter only applies when SCLK is used as the VRAM shift clock. When SCLK is not used, the delay may be as much as is required by system logic (assuming the loop clock PLL is used to compensate for the system delay).
- Z/ SCLK can drive an output capacitive load up to 60 pF. The worst-case transition time between the 10% and 90% levels is less than 4 ns (typical 3 ns). RCLK and VCLK can drive output capacitive loads up to 15 pF, with worst-case transition times between 10% and 90% levels less than 4 ns (typical 3 ns). See figure 6.
- 8/ The SCLK delay time to RCLK depends on the load that the signals drive. This parameter is measured with an VCLK = RCLK load of 15 pF and SCLK load of 60 pF.
- 9/ In SCLK mode, RCLK is delayed from SCLK in such a way that when RCLK is connected to LCLK.
- 10/ This parameter applies when SCLK is used.
- 4.2 <u>Screening</u>. For device classes N, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96758
		REVISION LEVEL B	SHEET 10



STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	11

Symbol	Dimer	Notes	
	Millim	neters	
	Min	Max	
Α		4.07	·
A1	3.17	3.67	
A2	0.25		
b	0.30		
С	0.16		
D	30.95	31.45	
D1	27.90	28.10	•
E	30.95	31.45	
E1	27.90	28.10	
е	0.65		
k	0.65	0.65 0.95	
N	10	3	
Notes	1		

NOTES:

- 1. Controlling dimension: millimeter.
- 2. Index area: A notch or a pin one identification mark shall be located adjacent to pin one. The manufacturer's identification shall not be used as a pin one identification mark.
- 3. N is the maximum number of terminal positions.

FIGURE 1. Case outline Y - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 12

Device	01								
type Case outline		X							
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol		
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 40 40 40 40 40 40 40 40 40 40 40 40	PLLSEL0 DV _{DD} P33 P32 P31 P30 P29 P28 P27 P26 P25 P24 P23 P22 P21 P20 GND DV _{DD} P18 NC P17 P16 P15 P14 P13 P12 P11 P10 P9 P8 P7 P6 P5 P4 P3 P2 P1 P0 VD _{DD}	42 43 44 45 46 47 48 49 55 55 55 55 57 58 59 60 61 62 63 64 65 66 67 77 77 78 79 80 81 82	GN33 WRD DDD D DD DDD DDD DDD DDD DDD DDD DD	83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123	GND DD AVGA3 4 5 6 7 SEL SYSAHS VGABG CLK1 2 P63 P59 P58 P57 DD CXTAL1 XTAL2	124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164	MCLK ODD/EVEN LCLK RCLK VCLK SCLK P56 P55 P54 P53 P52 P51 P50 P48 GND P47 P46 P45 NC P44 PLLV PCLKO NC P43 P42 P41 P40 P39 P38 P37 P36 P35 P34 GND PLSEL1		

FIGURE 2. <u>Terminal connection</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 13

Device type				01			
Case outline		Y					
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41	PLLSEL0 DV DD P33 P32 P31 P30 P29 P28 P27 P26 P25 P24 P23 P20 GND P19 P18 P17 P16 P13 P12 P11 P10 P9 P8 P7 P6 P5 P4 P3 P2 P1 P0 VDDD GND	42 43 44 45 47 48 49 50 51 52 53 54 55 56 61 62 63 64 65 66 67 71 72 73 74 75 77 78 81 82	RS3 WR RD DO	83 84 85 86 87 88 89 90 91 92 93 94 95 99 100 101 102 103 104 105 107 108 109 110 111 112 113 114 115 116 117 118 119 121 122 123	GND DD D	124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160	RCLK VCLK SCLK P56 P55 P54 P53 P52 P51 P50 P49 P48 GND DVDD P47 P46 P45 P44 PLLGND PCLKOUT NC PLLVDD NC PLLVDD NC P43 P42 P41 P40 P39 P38 P37 P36 P35 P34 GND P1LSEL1

FIGURE 2. <u>Terminal connection</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 14

Direct register map

RS 3	RS 2	RS 1	RS 0	Register addressed by MPU	R/W	Default (Hex)
0	0	0	0	Palette/cursor RAM write address/ index register	R/W	XX
0	0	0	1	Palette RAM data	RW	XX
0	0	1	0	Pixel read-mask	RW	FF
0	0	1	1	Palette/cursor RAM read address	R/W	xx
0	1	0	0	Cursor/overscan color write address	RW	XX
0	1	0	1	Cursor/overscan color data	RW	xx
0	1	1	0	Reserved		
0	1	1	1	Cursor/overscan color read address	R/W	XX
1	0	0	0	Reserved		
1	0	0	1	Direct cursor control	R/W	00
1	0	1	0	Indexes data	RW	xx
1	0	1	1	Cursor RAM data	R/W	XX
1	1	0	0	Cursor-position X LSB	R/W	XX
1	1	0	1	Cursor-position X MSB	R/W	XX
1	1	1	0	Cursor-position Y LSB	R/W	XX
1	1	1	1	Cursor-position Y MSB	R/W	XX

FIGURE 3. <u>Truth table</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 15

Indirect register map (extended registers)

Index	R/W	Default	Register addressed by index register
0x00			Reserved
0x01	R	0x00 <u>1</u> /	Silicon revision
0x02-0x05			Reserved
0x06	R/W	0x00	Indirect cursor control
0x07-0x0E			Reserved
0x0F	R/W	0x06	Latch control
0x10-0x17			Reserved
0x18	R/W	0x80	True color control
0x19	RW	0x98	Multiplex control
0x1A	R/W	0x07	Clock selection
0x1B			Reserved
0x1C	R/W	0x00	Palette page
0x1D	RW	0x00	General control
0x1E	RW	0x00	Miscellaneous control
0x1F-0x29			Reserved
0x2A	RW	XX	General-purpose I/O control
0x2B	R/W	XX	General-purpose I/O data
0x2C	RW	XX	PLL address
0x2D	RW	XX	Pixel clock PLL data
0x2E	R/W	XX	Memory clock PLL data
0x2F	RW	XX	Loop clock PLL data
0x30	R/W	XX	Color-key overlay low
0x31	RW	XX	Color-key overlay high
0x32	R/W	XX	Color-key red low
0x33	RW	XX	Color-key red high
0x34	RW	XX	Color-key green low
0x35	RW	XX	Color-key green high
0x36	R/W	XX	Color-key blue low
0x37	RW	XX	Color-key blue high

FIGURE 3. <u>Truth table</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96758
		REVISION LEVEL B	SHEET 16

Indirect register map (extended registers) - Continued

Index	R/W	Default	Register addressed by index register
0x38	R/W	0x00	Color-key control
0x39	RW	0x18	MCLK/Loop clock control
0x3A	RW	0x00	Sense test
0x3B	R	xx	Test mode data
0x3C	R	XX	CRC remainder LSB
0x3D	R	XX	CRC remainder MSB
0x3E	w	XX	CRC bit select
0x3F	R	0x26	ID
0xFF	W	XX	Software reset

FIGURE 3. <u>Truth table</u> - Continued.


STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE

A

5962-96758

REVISION LEVEL
B
SHEET
17



JUL 94







FIGURE 5. Switching waveforms.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	19



DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

DESC FORM 193A JUL 94 STANDARD

MICROCIRCUIT DRAWING



4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes N, Q, and V</u>. Qualification inspection for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes N, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3, herein. For device classes N, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{OUT} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. The DC bias for the pin under test (V_{BIAS}) = 2.5 V or 3.0 V. For C_{IN} and C_{OUT}, test all applicable pins on five devices with zero failures. For C_{IN} and C_{OUT}, a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the C_{IN} and C_{OUT} tests. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes N, Q, and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 22

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)		
	Device class M	Device class N	Device class Q	Device class V
Interim electrical parameters (see 4.2)				1
Final electrical parameters (see 4.2)	1, 2, 3, <u>1</u> / 7, 8, 9, 10, 11	1,2,3 <u>1</u> / 7,8,9,10,11	1, 2, 3, <u>1</u> / 7, 8, 9, 10, 11	1, 2, 3, <u>2</u> / 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1,2,3,4,7,8, 9,10,11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1	•	1	1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1		1	1
Group E end-point electrical parameters (see 4.4)	1, 7, 9		1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes N, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 23

^{2/} PDA applies to subgroups 1 and 7.

- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
 - 6.5 Abbreviations, symbols, and definitions.

Terminal symbol	1/0	Description
AV _{DD}		Analog power. All AV_{DD} terminals must be connected. A separate cutout in the DV_{DD} plane should be made for AV_{DD} . The DV_{DD} and AV_{DD} planes should be connected only at a single point through a ferrite bead close to where power enters the board.
CLK0	ı	Dot clock 0 TTL input. CLK0 can be selected to drive the dot clock frequencies up to 140 MHz. When using the VGA port, the maximum frequency is 85 MHz. CLK0 can be selected as the latch clock for VGA and video controls. (power up default)
CLK1	1	Dot clock 1 TTL input. CLK1 can be selected to drive the dot clock at frequencies up to 140 MHz.
CLK2, CERZ	1	Dual-mode dot clock input. These inputs are ECL-compatible inputs. Alternately, CLK2 and CLK2 may be used as individual TTL clock inputs. Programming the clock selection register selects the chosen configuration. These inputs may be selected as the dot clock up to the device limit while in the ECL mode or up to 140 MHz in the TTL mode.
COMP1, COMP2	-	Compensation. COMP1 and COMP2 provide compensation for the internal reference amplifier. A 0.1 µF ceramic capacitor is required between COMP1 and COMP2. This capacitor must be as close to the device as possible to avoid noise pickup.
DV _{DD}		Digital power. All DV _{DD} terminals must be connected to the digital power plane with sufficient decoupling capacitors near the device.
D7 - D0	1/0	MPU interface data bus. These terminals are used to transfer data in and out of the register map, palette RAM, and cursor RAM.
FS ADJUST	l	Full-scale adjustment. A resistor connected between this terminal and ground controls the full-scale range of the DAC's.
GND		Ground. All GND terminals must be connected. A common ground plane should be used.
HSYNCOUT, VSYNCOUT	0	Horizontal and vertical sync outputs. These outputs are pipeline delayed versions of the selected sync inputs. Output polarity inversion may be independently selected using general control register bits GCR(1,0).
IOR, IOG, IOB	0	Analog current outputs. These outputs can drive a 37.5 Ω load directly (doubly terminated 75 Ω line), thus eliminating the requirement for any external buffering

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 24

Terminal symbol	1/0	Description
LCLK	 	Latch clock input. LCLK is used to latch pixel-bus-input data and sytem video controls. VGA data may also be latched with LCLK if so selected. LCLK may be a deleayed version of RCLK provided that linear phase changes in RCLK cause corresponding linear phase changes in LCLK.
MCLK	0	Memory clock output. MCLK is the output of an independently programmable PLL frequency synthesizer. The frequency range is 14 - 100 MHz. The dot clock may be output on this terminal while the MCLK frquency is reprogrammed.
PCLKOUT	0	Pixel clock PLL output. PCLKOUT is a buffered version of the pixel clock PLL output and is mainly for test purposes. This output is independent of the dot clock source selected by the clock selection register.
PLLGND		Ground for PLL supplies. Decoupling capacitors should be connected between PLLV _{DD} and PLLGND. PLLGND should be connected to the system ground through a ferrite bead.
PLLV _{DD}		PLL power supply. PLLV _{DD} must be a well regulated 5 V power supply voltage. Decoupling capacitors should be connected between PLLV _{DD} and PLLGND. Terminal 143 supplies power to the pixel clock PLL. Terminal 146 supplies power to the MCLK PLL and the loop clock PLL.
ovs	ı	Overscan input. OVS is used to control the display of custom screen borders. If OVS is not used, it should be connected to GND.
ODD/EVEN	I	Odd or even field disply. ODD/EVEN indicates odd or even field during interlaced display for cursor operation.
PLLSELO, PLLSEL1	I	Pixel clock PLL frequency selection. Selects among two fixed frequencies and the programmed frequency of the pixel clock PLL.
PSEL	ı	Port select. PSEL provides the capability of switching between direct color and true color or overlay. Multiple true color or overlay windows may be displayed using the PSEL control. Since PSEL is sampled with LCLK, the granularity for switching depends on the number of pixels loaded per LCLK. If PSEL is not used, it should be connected to GND.
P63-P0	1	Pixel input port. The port can be used in various modes. Unused terminals should not be allowed to float.
RCLK	0	Reference Clock output.
REF	I/O	Voltage reference for DACs. An internal voltage reference of nominally 1.235 V is provided, which requires an external 0.1 µF ceramic capacitor between REF and analog GND. However, the internal reference voltagecan be overdriven by an externally supplied reference voltage.
RESET	l	Master reset. All the registers assume their default state after reset. The default state is VGA mode 2 (CLK0 latching of VGA data and video controls).
RD	1	Read strobe input. A logic 0 on this terminal initiates a read from the register map. Read transfer data is enabled onto the D(7 - 0) bus when RD is low.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 25

Terminal symbol	1/0	Description
RS3-RS0	1	Register select inputs. These terminals specify the location in the direct register map that is to be accessed.
SCLK	0	Shift clock output. SCLK is a gated version of the loop clock PLL output and is gated off during blank. SCLK may be used to drive the VRAM shift clock directly. This is intended for designs in which the graphics controller does not supply the VRAM shift clock.
SENSE	0	Test mode DAC comparator output signal. This terminal is low if one or more of the DAC output analog levels is above the internal comparator reference of 350 mV ±50 mV.
SFLAG	ı	Split shift register transfer flag. A high pulse on this terminal during blank is passed directly to the SCLK terminal. This operation is available to meet the special serial clocking requirements of some VRAM devices. If SFLAG is not used, SFLAG should be connected to GND.
SYSBE	I	System blank input. SYSBT is active low. This should be selected for all modes other than VGA mode 2. This signal is pipeline delayed before being passed to the DACs.
SYSHS, SYSVS	l	System horizontal and vertical sync inputs. These signals should be selected for all modes other than VGA mode 2. These signals are pipelined delayed and each may be inverted before being passed to the HSYNCOUT and VSYNCOUT terminals. General control register bits GCR(1,0) control the parity inversion. If used to generate the sync level on the green current, SYSHS and SYSVS must be active low at the input to the device.
VCLK	0	Progammable auxiliary clock output. VCLK is derived from the internal dot clock using a programmable divide ratio and does not utilize the loop clock PLL for synchronization. Since pixel data and video controls are always referenced to RCLK and LCLK (or CLK0), use of VCLK for the frame buffer interface or video timing is not recommended.
VGABL	ı	VGA blank input. VGABE is active low. This should be selected when in VGA mode 2 (CLK0 latching of VGA data and video controls). VGABE is pipeline delayed before being passed to the DACs.
VGAHS, VGAVS	1	VGA horizontal and vertical sync inputs. These signals should be used when in VGA mode 2 (CLK0 latching of VGA data and video controls). These signals are pipelined delayed and each may be inverted before being passed to the HSYNCOUT and VSYNCOUT terminals. General control register bits GCR(1,0) control the polarity inversion. If used to generate the sync level on the green current output, VGAHS and VGAVS must be active low at the input to the device.
VGA7 - VGA0	ı	VGA port. This bus can be selected at the pixel input bus for VGA modes, but it does not allow for any mutiplexing.
WR	ı	Write strobe input. A logic 0 on this terminal initiates a write to the register map. Write transfer data is latched from the D(7-0) bus with the rising edge of WR.
XTAL1, XTAL2	I/O	Connection for quartz crystal resonator as a reference for the frequency synthesis PLLs. XTA2 may be used as a TTL reference clock input, in which case XTAL1 is left unconnected.
8/6	ı	DC resolution selection. This terminal is used to select the data bus width (8 or 6 bits) for the DACs and is provided for VGA downward compatibility.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 26

Terminal symbol	1/0	Description	
GND		Ground zero voltage potential	
I _{DD}		Quiescent supply current	
I _{IL}		Input current low	
I _{IH}		Input current high	
T _A		Ambient temperature	
V_{DD}		Positive supply voltage	
C _{IN}		Input terminal to ground capacitance	
С _{ОИТ}		Output terminal to ground capacitance	
V _{IC}		Negative input clamp voltage	

6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes N, Q, and V</u>. Sources of supply for device classes N, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96758
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 27

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 96-08-16

Approved sources of supply for SMD 5962-96758 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9675801NYB	01295	TVP3026-175MPCE
5962-9675801QXA	01295	TVP3026-175MHFGB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

01295

Vendor name and address

Texas Instruments Incorporated 13500 N. Central Expressway P.O. Box 655303 Dallas, TX 75265 Point of contact: I-20 at FM 1788

Midland, TX 79711-0448

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.