


CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541

HARRIS SEMICONDUCTOR

27E D 4302271 0017836 0 HAS

High-Speed CMOS Logic

T-52-07



FUNCTIONAL DIAGRAM

Octal Buffer and Line Drivers, 3-State

Type Features:

- 540 Inverting
- 541 Non-Inverting
- Buffered Inputs
- 3-State Outputs
- Bus Line Driving Capability
- Typical Propagation Delay = 9 ns
- @ $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{ C}$

The RCA-CD54/74HC540 and CD54/74HCT540 are Inverting Octal Buffers and Line Drivers with 3-State Outputs and the capability to drive 15 LSTTL loads. The RCA-CD54/74HC541 and CD54/74HCT541 are Non-Inverting Octal Buffers and Line Drivers with 3-State Outputs that can drive 15 LSTTL loads. The Output Enables ($\overline{OE1}$) and ($\overline{OE2}$) control the 3-State Outputs. If either $\overline{OE1}$ or $\overline{OE2}$ is HIGH the outputs will be in the high impedance state. For data output $\overline{OE1}$ and $\overline{OE2}$ both must be LOW.

The CD54HC and CD54HCT devices are supplied in 20-lead ceramic dual-in-line packages (F suffix). The CD74HC and CD74HCT devices are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ\text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} @ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}

TRUTH TABLE

INPUTS			OUTPUTS	
$\overline{OE1}$	$\overline{OE2}$	A_n	HC/ HCT540	HC/ HCT541
L	L	H	L	H
H	X	X	Z	Z
X	H	X	Z	Z
L	L	L	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

DC SUPPLY-VOLTAGE, (V_{CC}):

[illegible]

Fig. 1 — Logic diagram for the CD54/74HC/HCT 540 & 541

CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC		CD74HC540/CD54HC540 CD74HC541/CD54HC541										CD74HCT540/CD54HCT540 CD74HCT541/CD54HCT541										UNITS
		TEST CONDITIONS			74HC/54HC TYPES			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPE		54HCT TYPE			
		V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C			
					Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max		
High-Level Input Voltage	V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V	
				4.5	3.15	—	—	3.15	—	3.15	—		I _O									
				6	4.2	—	—	4.2	—	4.2	—		5.5									
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5			0.8	—	0.8	—	0.8	V	
				4.5	—	—	1.35	—	1.35	—	1.35	—		I _O	—	—	0.8	—	0.8	—		
				6	—	—	1.8	—	1.8	—	1.8	—		5.5								
High-Level Output Voltage	V _{OH}	V _H	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _H									V	
	or			4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	4.4	—	—	4.4	—	4.4	—		
CMOS Loads	V _{OH}			6	5.9	—	—	5.9	—	5.9	—	V _{OH}										
TTL Loads (Bus Driver)	V _H	V _H										V _H										
	or		-6	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—	V	
	V _{OH}		-7.8	6	5.48	—	—	5.34	—	5.2	—	V _{OH}										
Low-Level Output Voltage	V _{OL}	V _L	0.02	2	—	—	0.1	—	0.1	—	0.1	V _L									V	
	or			4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1	
CMOS Loads	V _{OH}			6	—	—	0.1	—	0.1	—	0.1	—	V _{OH}									
TTL Loads (Bus Driver)	V _H	V _H										V _L										
	or		6	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	V	
	V _{OH}		7.8	6	—	—	0.26	—	0.33	—	0.4	V _{OH}										
Input Leakage Current	I _I	V _{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current	I _{CC}	V _{CC} or Gnd	0	6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{CC} *											V _{CC} -2.1	4.5 I _O 5.5	—	100 360	—	450	—	490	μA		
3-State Leakage Current	I _{OZ}	V _L or V _{OH}	V = V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	V _L or V _{OH}	5.5	—	—	±0.5	—	±5.0	—	±10	μA	

*For dual-supply systems theoretical worst case ($V_i = 2.4$ V, $V_{cc} = 5.5$ V) specification is 1.8 mA.

HCT Input Loading Tables

CD54/74 HCT 540	
Input	Unit Loads*
A0 — A7	1
OE2	0.75
OE1	1.15

CD54/74 HCT 541	
Input	Unit Loads*
A0 — A7	0.4
OE2	0.75
OE1	1.15

*Unit Load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC540, CD54/74HCT540

CD54/74HC541, CD54/74HCT541

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{IN} , V_{OUT}	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t_r , t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC		C _L (pF)	TYPICAL				UNITS
			540		541		
			HC	HCT	HC	HCT	
Propagation Delay Data to Output	t _{PHL} t _{PLH}	15	9	9	9	11	ns
Output Enable and Disable to Outputs	t _{PZH} , t _{PZL} , t _{PHZ} , t _{PLZ}	15	13	14	14	14	ns
Power Dissipation Capacitance*	C _{PD}	—	50	55	48	55	pF

* C_{PD} is used to determine the dynamic power consumption per channel.

$$PD = V_{CC}^2 f_i (C_{PD} + C_L)$$

f_i = Input frequency,

C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)


CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Data to Outputs HC/HCT 540	t _{PLH}	2	—	110	—	—	—	140	—	—	—	165	—	—	ns
	t _{PHL}	4.5	—	22	—	24	—	28	—	30	—	33	—	36	
		6	—	19	—	—	—	24	—	—	—	28	—	—	
Propagation Delay Data to Outputs HC/HCT541	t _{PLH}	2	—	115	—	—	—	145	—	—	—	175	—	—	ns
	t _{PHL}	4.5	—	23	—	28	—	29	—	35	—	35	—	42	
		6	—	20	—	—	—	25	—	—	—	30	—	—	
Propagation Delay Output Enable and Disable to Outputs	t _{PZH} , t _{PZL}	2	—	160	—	—	—	200	—	—	—	240	—	—	ns
	t _{PHZ}	4.5	—	32	—	35	—	40	—	44	—	48	—	53	
	t _{PLZ}	6	—	27	—	—	—	34	—	—	—	41	—	—	
Output Transition Time	t _{TLH}	2	—	60	—	—	—	75	—	—	—	90	—	—	ns
	t _{THL}	4.5	—	12	—	12	—	15	—	15	—	18	—	18	
		6	—	10	—	—	—	13	—	—	—	15	—	—	
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C _O		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541

HARRIS SEMICONDUCTOR

27E D

4302271 0017840 2 HAS



	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 3 — Transition times and propagation delay times.






Fig. 4 — Three-state propagation delay test circuit.

CD54/74HC, HCT540 Types
TERMINAL ASSIGNMENTCD54/74HC, HCT541 Types
TERMINAL ASSIGNMENT