

FEATURES

- □ 32K x 8 Static RAM with Chip Select Powerdown, Output Enable
- □ Auto-Powerdown[™] Design
- □ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation
 Active:
 350 mW typical at 35 ns
 Standby (typical):
 5 mW (L7C199)
 0.5 mW (L7C199-L)
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-88662 — L7C199 5962-88552 — L7C199-L
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT71256, Cypress CY7C198/199
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOJ
 - 28-pin Ceramic Flatpack
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C199 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 32,768 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in four speeds with maximum access times from 15 ns to 35 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C199 is 350 mW (typical) at 35 ns. Dissipation drops to 50 mW (typical) for the L7C199 and 25 mW (typical) for the L7C199-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C199 and L7C199-L


consume only 150 μ W and 30 μ W (typical) respectively, at 3 V, allowing effective battery backup operation.

The L7C199 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A14. Reading from a designated location is accomplished by presenting an address and driving \overline{CE} and \overline{OE} LOW while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or $\overline{\overline{OE}}$ is HIGH, or $\overline{\overline{WE}}$ is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C199 can withstand an injection current of up to 200 mA on any pin without damage.



256K Static RAMs

03/06/95 · LDS.199-F



32K x 8 Static RAM (Low Power)

Storage temperature	65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	

ATING CONDITIONS. To meet spec	ified electrical and switching character	stics
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Active Operation, Industrial	-40°C to +85°C	$4.5 \text{ V} \leq \text{V} \text{CC} \leq 5.5 \text{ V}$
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Industrial	-40°C to +85°C	2.0 V ≤ V CC ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V

				L7C19	9	L	.7C199	-L	
Symbol	Parameter	Test Condition	Min	Тур	Max	Min	Тур	Мах	Unit
V OH	Output High Voltage	VCC = 4.5 V, IOH = -4.0 mA	2.4			2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	٧
V H	Input High Voltage		2.2		V cc +0.3	2.2		V cc +0.3	V
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	-10		+10	μА
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μА
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20		5	10	mA
lcc3	Vcc Current, CMOS Standby	(Note 8)		1	3		0.1	0.5	mA
ICC4	Vcc Current, Data Retention	VCC = 3.0 V (Note 9)		50	200		10	75	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5			5	рF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF

				L	7C199-		
Symbol	Parameter	Test Condition	35	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	95	120	145	180	mA


= 256K Static RAMs





32K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

					L7C	199-			
		3	5	2	5	2	20	1	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Read Cycle Time	35		25		20		15	
tavov	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15
taxox	Address Change to Output Change	3		3		3		3	
tclqv	Chip Enable Low to Output Valid (Notes 13, 15)	***	35		25		20		15
tcloz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3	
tснаz	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8
tolov	Output Enable Low to Output Valid		15		12		10		8
toLQZ	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0	
tonoz	Output Enable High to Output High Z (Notes 20, 21)		10		10		8		5
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		35		25		20		20
tCHVL	Chip Enable High to Data Retention (Note 10)	0	 	0		0		0	







256K Static RAMs

03/06/95-LDS.199-F


5565905 0003302 190 **=**




32K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

					L7C	199–			
		3	5	2	5	2	20	1	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Write Cycle Time	25		20		20		15	
tCLEW	Chip Enable Low to End of Write Cycle	25		15		15		12	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0	
t AVEW	Address Valid to End of Write Cycle	25		15		15	:	12	
tewax	End of Write Cycle to Address Change	0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	20		15		15		12	
tovew	Data Valid to End of Write Cycle	15		10		10		7	
tewdx	End of Write Cycle to Data Change	0		0		0		0	
twhoz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		10		7		7		5





= 256K Static RAMs

03/06/95-LDS.199-F

5565905 0003303 027 📟



32K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2.0 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}CC$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE} \leq VIL$, $\overline{WE} \leq VIL$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \ge \text{V}_{\text{IH}}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\text{CE}} = \text{VCC}$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE must be VCC 0.2 V. All other inputs must meet $VIN \ge VCC 0.2$ V or $VIN \le 0.2$ V to ensure full powerdown. For low power version (if applicable), this requirement applies only to CE and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
 - 14. The chip is continuously selected ($\overline{\text{CE}}$ low).
 - 15. All address lines are valid prior-to or coincident-with the CE transition to active.
 - 16. The internal write cycle of the memory is defined by the overlap of CE active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
 - 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
 - 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
 - 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
 - Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (CE, and WE active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. In adequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01~\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.







[₌] 256K Static RAMs



ORDERING INFORMATION

32K x 8 Static RAM (Low Power)

	28-pin — 0.3" wide		28-pin — 0.6" wide	
	A14	28 VCC 27 WE 26 A13 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE 19 VO7 18 I/O6 17 I/O5 16 I/O4 15 I/O3	A14	28 VCC 27 WE 26 A13 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE 19 VO7 18 VO6 17 I/O5 16 I/O4 15 I/O3
peed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic DIP (P9)	Ceramic DIP (C6)
	0°C to +70°C — COMMERC			
ns	L7C199PC25*	L7C199CC25*	L7C199NC25*	L7C199lC25*
ns (L7C199PC20*	L7C199CC20*	L7C199NC20*	L7C199IC20*
ns	L7C199PC15*	L7C199CC15*	L7C199NC15*	L7C199IC15*
	-40°C to +85°C COMME	RCIAL SCREENING		
ns	L7C199Pl25*		L7C199NI25*	
ns	L7C199PI20*		L7C199NI20*	
ns	L7C199PI15*		L7C199NI15*	
	-55°C to +125°С — Сомм	ENCIAL SCREENING		
ns		L7C199CM35*		L7C199IM35*
ns		L7C199CM25*		L7C199IM25*

*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C199CMB20L)

L7C199CM20*

L7C199CMB35* L7C199CMB25*

L7C199CMB20*

256K Static RAMs

L7C199IM20*

L7C199IMB35*

L7C199IMB25*

L7C199IMB20*

20 ns

35 ns

25 ns 20 ns


5565905 0003305 9TT 🗯

-55°C to +125°C - MIL-STD-883 COMPLIANT

4-24



32K x 8 Static RAM (Low Power)



Speed	Plastic SOJ (W2)	Ceramic Flatpack (M2)
540	0°C to +70°C — Commercial Screening	
25 ns	L7C199WC25*	L7C199MC25*
20 ns	L7C199WC20*	L7C199MC20*
15 ns	L7C199WC15*	L7C199MC15*
	-40°C to +85°C - Commercial Screening	
25 ns	L7C199WI25*	
20 ns	L7C199WI20*	
15 ns	L7C199WI15*	
	-55°C to +125°C COMMERCIAL SCREENING	
35 ns		L7C199MM35*
25 ns		L7C199MM25*
20 ns		L7C199MM20*
	-55°C to +125°C - MIL-STD-883 COMPLIANT	
35 ns	The state of the s	L7C199MMB35*
25 ns		L7C199MMB25*
20 ns		L7C199MMB20*

*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C199MMB20L)

= 256K Static RAMs



5565905 0003306 836

4-25



32K x 8 Static RAM (Low Power)

9	8-pin	32-pin
-	о-рит	32 pm
1		
	47 ₩ ₩	A12 A14 A14 A13 A13
	~~~~~	\\\\ \delta \del
-	$A_6$	A6 5 4 3 2 11 32 31 30 29 A8
-	A5 25 A8	A5 6 28 A9 A4 77 27 A11
	A4 \	A2 58 26 NC
	A ₂ S ₈ I OP ₂₂ OE	A2 \$ Top 25 OE OE OE OE
	A1 S9 View 21 A10 A0 10 20 CE	A1 10 VIEW 24 A10 A0 11 23 CE
-	A ₀ > 10 20 CE I/O ₀ > 11 19 (I/O ₇	NC \$12 22 1/07
	I/O1 212 18 I/O6 17 18 I/O6	I/O0 213 215 I/O6
	~~~~~	
	W02 1/03 1/05	0.00 0.00 0.00 0.00 0.00 0.00
ed .	Ceramic Leadless Chip Carrier (K5)	Ceramic Leadless Chip Carrier (K7)
ed 0°	Ceramic Leadless Chip Carrier (K5) C to +70°C — Commencial Screening	
0 °	(K5) *C to +70°C — Commercial Screening L7C199KC25*	(K7) L7C199TC25*
0°	(K5) *C to +70°C — Commercial Screening L7C199KC25* L7C199KC20*	(K7) L7C199TC25* L7C199TC20*
O° IS IS	(K5) *C to +70°C — Commercial Screening L7C199KC25* L7C199KC20* L7C199KC15*	(K7) L7C199TC25*
0° is is	(K5) *C to +70°C — Commercial Screening L7C199KC25* L7C199KC20* L7C199KC15*	(K7) L7C199TC25* L7C199TC20*
0° ns ns ns	(K5) *C to +70°C — Commercial Screening L7C199KC25* L7C199KC20* L7C199KC15*	L7C199TC25* L7C199TC20* L7C199TC15*
0° s s s s	(K5) *C to +70°C — Commercial Screening L7C199KC25* L7C199KC20* L7C199KC15*	L7C199TC25* L7C199TC20* L7C199TC15*
	(K5) *C to +70°C — Commercial Screening L7C199KC25* L7C199KC20* L7C199KC15* 10°C to +85°C — Commercial Screening	L7C199TC25* L7C199TC20* L7C199TC15*
0°	(K5) C to +70°C — Commercial Screening L7C199KC25° L7C199KC20° L7C199KC15° 10°C to +85°C — Commercial Screening	L7C199TC25* L7C199TC20* L7C199TC15*
0° 15 15 15 15 15 15 15 15	(K5) C to +70°C — COMMERCIAL SCREENING L7C199KC25° L7C199KC20° L7C199KC15° I0°C to +85°C — COMMERCIAL SCREENING 55°C to +125°C — COMMERCIAL SCREENING L7C199KM35°	L7C199TC25* L7C199TC20* L7C199TC15* L7C199TM35*
	(K5) C to +70°C — Commercial Screening L7C199KC25° L7C199KC20° L7C199KC15° 10°C to +85°C — Commercial Screening	L7C199TC25* L7C199TC20* L7C199TC15*
	(K5) C to +70°C — COMMERCIAL SCREENING L7C199KC25* L7C199KC20* L7C199KC15* 10°C to +85°C — COMMERCIAL SCREENING L7C199KM35* L7C199KM25* L7C199KM20*	L7C199TM35* L7C199TM35* L7C199TM25*
	(K5) C to +70°C — COMMERCIAL SCREENING L7C199KC25* L7C199KC20* L7C199KC15* 10°C to +85°C — COMMERCIAL SCREENING 55°C to +125°C — COMMERCIAL SCREENING L7C199KM35* L7C199KM25*	L7C199TC25* L7C199TC20* L7C199TC15* L7C199TC15* L7C199TM35* L7C199TM25* L7C199TM20*
0°	(K5) C to +70°C — COMMERCIAL SCREENING L7C199KC25* L7C199KC20* L7C199KC15* 10°C to +85°C — COMMERCIAL SCREENING L7C199KM35* L7C199KM35* L7C199KM25* L7C199KM20* 15°C to +125°C — MIL-STD-883 COMPLIANT	L7C199TC25* L7C199TC20* L7C199TC15* L7C199TM35* L7C199TM25* L7C199TM20*

*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C199KMB20L)

= 256K Static RAMs

■ 5565905 0003307 772

4-26