# L7C161/162

#### **FEATURES**

- ☐ 16K × 4 Static RAM with Separate I/O, Transparent Write (L7C161), or High Impedance Write (L7C162)
- □ Auto-Powerdown™ Design
- Advanced CMOS Technology
- ☐ High Speed to 8 ns maximum
- □ Low Power Operation
  Active: 210 mW typical at 35 ns
  Standby: 500 μW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Plug Compatible with IDT 71981/71982, Cypress CY7C161/162
- ☐ Package Styles Available:
  - 28-pin Plastic DIP
  - 28-pin Sidebraze, Hermetic DIP
  - 28-pin CerDIP
  - 28-pin Plastic SOIC
  - 28-pin Plastic SOJ
  - 28-pin Ceramic LCC

### DESCRIPTION

The L7C161 and L7C162 are highperformance, low-power CMOS static RAMs. The storage cells are organized as 16,384 words by 4 bits per word. Data In and Data Out are separate. These devices are available in seven speeds with maximum access times from 8 ns to 35 ns.

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 210 mW (typical) at 35 ns. Dissipation drops to 75 mW (typical) when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the


memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C161 and L7C162 consume only 30  $\mu$ W (typical) at 3 V, allowing effective battery backup operation.

The L7C161 and L7C162 provide asynchronous (unclocked) operation with matching access and cycle times. Two active-low Chip Enables and a three-state bus output with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A13. Reading from a designated location is accomplished by presenting an address and driving CE1 and CE2 low while WE remains high. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when WE is low (L7C162 only) or CE1, CE2, or OE is high.

Writing to an addressed location is accomplished when the active-low  $\overline{CE}_1$  and  $\overline{CE}_2$  and  $\overline{WE}$  inputs are all low. Any of these signals may be used to terminate the write operation. The Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C161 and L7C162 can withstand an injection current of up to 200 mA on any pin without damage.



LOGIC
DEVICES INCORPORATED

Memory Products

3/15/90

MAXIMUM RATINGS Above which useful life may be impaired (Notes	1, 2)
Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	
Input signal with respect to ground	
Signal applied to high impedance output	
Output current into low outputs	
Latchup current	

OPERATING CONDITIONS To meet spe	ecified electrical and switching characte	eristics
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ Vcc ≤ 5.5 V
Active Operation, Military	-55°C to +125°C	4.5 V ≤ Vcc ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ Vcc ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ <b>V</b> CC ≤ 5.5 V

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
<b>V</b> OH	Output High Voltage	IOH = -4.0 mA, Vcc = 4.5 V	2.4			V	
<b>V</b> OL	Output Low Voltage	ioL = 8.0 mA			0.4	V	
<b>V</b> IH	Input High Voltage		2.0		Vcc + 0.3	V	
VIL	Input Low Voltage	(Note 3)	-3.0		0.8	٧	
lix	Input Current	GND ≤ Vin ≤ Vcc	-10		+10	μА	
loz	Output Leakage Current	GND ≤ Vout ≤ Vcc, ČE = Vcc	-10		+10	μА	
los	Output Short Current	Vout = GND, Vcc = Max (Note 4)			-350	mA	
ICC2	Vcc Current, TTL Inactive	(Notes 5, 7)		15	30	mA	
ICC3	Vcc Current, CMOS Standby	(Note 8)		100	500	μА	
ICC4	Vcc Current, Data Retention	Vcc = 3.0 V (Note 9)		10	250	μА	
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF	
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF	

		L7C161/162-												
Symbol	Parameter	Test Condition	35	25	20	15	12	10	8	Unit				
ICC1	Vcc Current, Active	(Notes 5, 6)	55	75	95	120	145	170	210	mA				





= Memory Products


3/15/90

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

	Parameter	L7C161/162-														
		35		25		20		1	15		12		10		В	
Symbol		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Read Cycle Time	35		25		20		15		12		10		8		
tavov	Address Valid to Output Valid (13, 14)		35		25		20		15		12		10		8	
taxox	Address Change to Output Change	3		3		3		3		3		3		3		
tCLQV	Chip Enable Low to Output Valid (13, 15)		35		25		20		15		12		10		8	
tCLQZ	Chip Enable Low to Output Low Z (20, 21)	3		3		3		3		3	1	3		3		
tchaz	Chip Enable High to Output High Z (20, 21)		15		10		8		8		5		4		4	
tolav	Output Enable Low to Output Valid		15		12		10		8		6		5		4	
toLaz	Output Enable Low to Output Low Z (20, 21)	0		0		0		0		0		0		0		
<b>t</b> OHQZ	Output Enable High to Output High Z (20, 21)		12		10		8		5		5		4		4	
<b>t</b> PU	Input Transition to Power Up (10, 19)	0		0		0		0		0		0		0		
<b>t</b> PD	Power Up to Power Down (10, 19)		35		25		20		20		20		18		15	
tCHVL	Chip Enable High to Data Retention (10)	0		0		0	· · · · · ·	0		0		0	<del>                                     </del>	0	-	











= Memory Products

### SWITCHING CHARACTERISTICS Over Operating Range (ns)

	Parameter	L7C161/162-														
		35		25		20		15		12		2 10		8		
Symbol		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Write Cycle Time	25		20		20		15		12		10	$\vdash$	8		
tCLEW	Chip Enable Low to End of Write Cycle	25		15		15		12		10		8		8		
tavbw	Address Valid to Beginning of Write Cycle	0		0		0		0		0		0		0		
tavew	Address Valid to End of Write Cycle	25		15		15		12		10		8		8		
tEWAX	End of Write Cycle to Address Change	0		0		0		0		0		0		0	$\vdash$	
twlew	Write Enable Low to End of Write Cycle	20		15		15		12		10		8	<u> </u>	6.5	$\vdash$	
tDVEW	Data Valid to End of Write Cycle	15		10		10		7		6		5		4	$\vdash$	
tEWDX	End of Write Cycle to Data Change	0		0		0		0		0		0	<b>†</b>	0		
twHQZ	Write Enable High to Output Low Z (20, 21)	0	<u> </u>	0		0	1	0		0		0		0	<u> </u>	
twLoz	Write Enable Low to Output High Z (20, 21)		10		7		7		5		4		4	┢	3	
twLQV	Write Enable Low to Output Valid		30		20		15		15	l	12		10	<u> </u>	8	
tovov	Data Valid to Output Valid		30		20	<b></b> -	15		15	·	12		10	<del> </del>	8	







Memory Products

### **NOTES**


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. Typical' supply current values are not shown but may be approximated. At a VCC of +5.0 V, an ambient temperature of +25°C and with nominal manufacturing parameters, the operating supply currents will be approximately 3/4 or less of the maximum values shown.
- 6. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously enabled for reading, i.e., CE1, CE2 ≤ VIL, WE ≥ VIH. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., CE₁ or CE₂ ≥ VIH.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE1 or CE2 = VCC. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE1 or CE2 must be  $\geq$  VCC 0.2 V. For all other inputs VIN  $\geq$  VCC 0.2 V or VIN  $\leq$  0.2 V is required to ensure full powerdown.
- 10. These parameters are guaranteed but not 100% tested.
- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and


- IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, twew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE1 and CE2 low).
- 15. All address lines are valid prior-to or coincident-with the later of CE1 and CE2 transition to low.
- 16. The internal write cycle of the memory is defined by the overlap of CE1, CE2 low and WE low. All three signals must be low to initiate a write. Any signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
- 17. If WE goes low before or concurrent with the later of CE1 and CE2 going low, the output remains in a high impedance state.
- 18. If CE1 or CE2 goes high before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CEx (other CE active).
- b. Falling edge of WE (CE1, CE2 active).
- c. Transition on any address line (CE1, CE2 active).
- d. Transition on any data line (CE1, CE2, and WE active).


The device automatically powers down from ICC2 to ICC1 after too has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.

- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , or  $\overline{WE}$  must be high during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.










DEVICES INCORPORATED

= Memory Products





DEVICES INCORPORATED

Memory Products

6

3/15/90