Am27LV020/Am27LV020B

2 Megabit (262,144 x 8-Bit) Low Voltage CMOS EPROM



DISTINCTIVE CHARACTERISTICS

- Single 3.3 V power supply
 - Regulated power supply 3.0 V-3.6 V
 - Unregulated power supply 2.7 V 3.6 V (battery-operated systems)
- Low power consumption:
 - 10 μA typical CMOS standby current
 - 90 uW maximum standby power
 - 54 mW power at 5 MHz maximum
- Fast access time
 - -- 150 ns
- **■** JEDEC-approved pinout
 - Pin compatible with 5.0 V 2 Mbit EPROM
 - Easy upgrade from 28-pin JEDEC EPROMs

- 100% Flashrite[™] programming
 - Typical programming time of 32 seconds
- Latch-up protected to 100 mA from -1 V to Vcc +1 V
- High noise immunity
- Compact 32-pin DIP package requires no hardware change for upgrades to 8 Mbit
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions

GENERAL DESCRIPTION

The Am27LV020 is a low voltage, low power 2 Mbit, ultraviolet erasable, progammable read-only memory organized as 256K words by 8 bits per word.

The Am27LV020 operates from a single power supply of 3.3 V and is offered with two power supply tolerances. The Am27LV020 has a Vcc tolerance range of 3.3 V ±0.3 V making it suitable for use in systems that have regulated power supplies. The Am27LV020B has a voltage supply range of 2.7 V – 3.6 V making it an ideal part for battery operated systems.

Maximum power consumption of the Am27LV020 in standby mode is only 90 µW. If the device is constantly accessed at 5 MHz, then the maximum power consumption increases to 54 mW. These power ratings are significantly lower than typical EPROMs. Also, as power consumption is proportional to voltage squared, 3.3 V

devices consume at least 57% less power than their 5.0 V counterparts. Due to its lower current and voltage. the Am27LV020 is well-suited for battery operated and portable systems as it extends the battery life in these systems. Typical applications are notebook and handheld computers as well as cellular phones.

The Am27LV020 is packaged in the industry standard 32-pin windowed ceramic DIP and LCC packages, as well as one-time programmable (OTP) packages. This device is pin-compatible with the 5.0 V devices.

The Am27LV020 uses AMD's FlashriteTM programming algorithm (100 us pulses) resulting in typical programming times of 32 seconds. This device is manufactured on AMD's sub-micron process technology which provides high speed, low power and high noise immunity.

17342A-1

BLOCK DIAGRAM Data Outputs DQ0-DQ7 Vss ► Vpp Output Enable OF Chip Enable **Output Buffers** CE PGM Prog Logic Y-Gating Decoder A0-A17 Address Inputs 2.097,152-Bit Decoder Cell Matrix

Publication# 17342 Rev. A Amendment/0 Issue Date: July 1993


This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

PRODUCT SELECTOR GUIDE

Family Part No	Am27LV020/Am27LV020B						
Ordering Part No:							
Am27LV020 (3.0 V - 3.6 V)	-150	-200	-250	-300			
Am27LV020B (2.7 V-3.6 V)		-200	-250	-300			
Max Access Time (ns)	150	200	250	300			
CE (E) Access (ns)	150	200	250	300			
OE (G) Access (ns)	65	75	100	120			

CONNECTION DIAGRAMS

Top View




Notes:

- 1. JEDEC nomenclature is in parenthesis.
- 2. The 32-pin DIP to 32-pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.

PIN DESCRIPTION **LOGIC SYMBOL** A0-A17 = Address Inputs CE (E) Chip Enable Input A0-A17 DQ0-DQ7 = Data Input/Outputs DQ0-DQ7 Output Enable Input OE (G) CE (E) PGM (P) = Program Enable Input PGM (P) Vcc = Vcc Supply Voltage V_{PP} = Program Supply Voltage OE (G) 17342A-4 Vss = Ground

ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Am27LV020B -2 Megabit (262,144 x 8-Bit) Low Voltage CMOS EPROM with 2.7 V-3.6 V Vcc Tolerance


Valid Combinations						
AM27LV020-150	DC, DCB, DI, DIB, LC, LCB, LI, LIB					
AM27LV020-200						
AM27LV020-250	DC, DCB, DE,					
AM27LV020-300	DEB, DI, DIB,					
AM27LV020B-200	LC, LCB, LI,					
AM27LV020B-250	LIB, LE, LEB					
AM27LV020B-300						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION **OTP Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Am27LV020B -2 Megabit (262,144 x 8-Bit) Low Voltage CMOS OTP EPROM with 2.7 V-3.6 V Vcc Tolerance

Valid Combinations						
AM27LV020-150						
AM27LV020-200						
AM27LV020-250						
AM27LV020-300	JC, JI					
AM27LV020B-200						
AM27LV020B-250						
AM27LV020B-300						


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Am27LV020B –2 Megabit (262,144 x 8-Bit) Low Voltage CMOS EPROM with 2.7 V –3.6 V Vcc Tolerance

Valid Combinations						
AM27LV020-200						
AM27LV020-250						
AM27LV020-300	/BXA, /BUA					
AM27LV020B-250						
AM27LV020B-300						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27LV020

In order to clear all locations of their programmed contents, it is necessary to expose the Am27LV020 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27LV020. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Å — with intensity of 12,000 $\mu\text{W}/\text{cm}^2\text{for}$ 15 to 20 minutes. The Am27LV020 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure

It is important to note that the Am27LV020, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27LV020 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27LV020

Upon delivery, or after each erasure, the Am27LV020 has all 2,097,152 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27LV020 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the V_{PP} pin, \overrightarrow{CE} and \overrightarrow{PGM} are at V_{IL} and \overrightarrow{OE} is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μs programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27LV020. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V. Am27LV020 can be programmed using the same algorithm as the 5 V counterpart 27C020.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27LV020s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27LV020 may be common. A TTL low-level program pulse applied to an Am27LV020 CE input with VPP = 12.75 ± 0.25 V, PGM LOW, and OE HIGH will program that Am27LV020.

A high-level $\overline{\text{CE}}$ input inhibits the other Am27LV020s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overrightarrow{OE} and \overrightarrow{CE} at V_{IL} , \overrightarrow{PGM} at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27LV020.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A9 of the Am27LV020. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27LV020, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27LV020 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tAcc – toe.

Standby Mode

The Am27LV020 has a CMOS standby mode which reduces the maximum Vcc current to 25 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27LV020 also has a TTL-standby mode which reduces the maximum Vcc current to 0.6 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Mixed Power Supply System

Am27LV020 (in 3.0 V to 3.6 V regulated power supply) can be intefaced with 5 V system only when the I/O pins (DQ0–DQ7) are not driven by the 5 V system. $V_{IHmax} = V_{CCLV} + 2.2 V$ for address and clock pins and $V_{IHmax} = V_{CCLV} + 2.2 V$ for address and clock pins and $V_{IHmax} = V_{CCLV} + 2.2 V$ for address and clock pins and $V_{IHmax} = V_{CCLV} + 2.2 V$

VccLv +0.5 V for I/O pins should be followed to avoid CMOS latch-up condition.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE	ŌĒ	PGM	AO	A9	Vpp	Outputs
Read		VIL	VIL	Х	Х	х	х	Dout
Output Disab	ole	ViL	ViH	Х	Х	X	X	High Z
Standby (TTL)		V(H	Х	Х	Х	Х	X	High Z
Standby (CMOS)		Vcc ± 0.3 V	X	Х	Х	X	X	High Z
Program	Program		ViH	VIL	Х	х	VPP	Din
Program Veri	ify	VIL	VIL	ViH	Х	Х	VPP	Dout
Program Inhii	bit	ViH	Х	Х	х	Х	VPP	High Z
Auto Select	Manufacturer Code	VIL,	VIL	Х	VIL	VH	X	01H
(Note 3)	Device Code	ViL	VIL.	Х	ViH	VH	х	97H

- 1. $VH = 12.0 V \pm 0.5 V$
- 2. X can be either VIL or VIH
- 3. $A1-A8 = A10-A17 = V_{IL}$
- 4. See DC Programming Characteristics for VPP voltage during programming.

ARSOLLITE MAXIMUM RATINGS

ABSOLUTE MAXIMOM HATIMOU	
Storage Temperature:	
OTP Products65°C to +125°C	
All Other Products65°C to +150°C	C
Ambient Temperature	
with Power Applied55°C to +125°C	С
Voltage with Respect to Vss:	
All pins except A9, VPP, and	
Vcc (Note 1)0.6 V to Vcc + 0.6	٧
A9 and VPP (Note 2)0.6 V to 13.5	٧
Vcc0.6 V to 7.0	٧

Notes:

- 1. During transitions, the input may overshoot $V_{\rm SS}$ to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods of up to 20 ns.
- 2. During transitions, A9 and VPP may overshoot Vss to -2.0 V for periods of up to 20 ns. A9 and VPP must not exceed 13.5 V for any period of time.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES
Case Temperature (Tc) 0°C to +70°C
Industrial (I) Devices Case Temperature (Tc)40°C to +85°C
Extended Commercial (E) Devices Case Temperature (Tc)55°C to +125°C
Military (M) Devices Case Temperature (Tc)55°C to +125°C
Supply Read Voltages: Vcc for Am27LV020 +3.0 V to +3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Vcc for Am27LV020B +2.7 V to +3.6 V



DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 2, 3 and 4) (for APL products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit	
TTL and CM	IOS Inputs for Vcc = 3.0 V to 3.6	V	· · · · · · · · · · · · · · · · · · ·			0	
Vон	Output HIGH Voltage	lон = −2.0 mA		2.4	1 -	V	
Vol	Output LOW Voltage	loL = 2.0 mA			0.4	٧	
ViH	Input HIGH Voltage			2.0	Vcc + 0.3	V	
VIL	Input LOW Voltage			-0.3	+0.8	V	
İLI	Input Load Current	Vin = 0 V to Vcc	C/I Devices		1.0	A	
			E/M Devices		1.0	μА	
llo	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		5.0	A	
			E/M Devices		5.0	μA	
loc ₁	Vcc Active Current (Note 3)	CE = V _{IL} , f = 5 MHz	C/I Devices		15		
		lout = 0 mA (Open Outputs)	E/M Devices		20	mA	
lcc2	Vcc TTL Standby Current	CE = VIH, OE = VIL	ΠL		0.6	mA	
lcc3	Vcc CMOS Standby Current	CE = Vcc ± 0.3 V	CMOS		25	μA	
IPP1	VPP Current During Read	CE = OE = VIL, VPP =	Vcc		100	μА	

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit	
CMOS for V	cc = 2.7 V to 3.6 V		· · · · · · · · · · · · · · · · · · ·				
Vон	Output HIGH Voltage	1οH = -20 μA		Vcc - 0.1		Γv	
Vol	Output LOW Voltage	lo _L = 20 μA	····		0.1	v	
ViH	Input HIGH Voltage			0.7 Vcc	Vcc + 0.3	v	
VIL	Input LOW Voltage		· · · · · · · · · · · · · · · · · · ·	-0.3	0.2 Vcc	V	
Li	Input Load Current	Vin = 0 V to +Vcc	C/I Devices		1.0		
			E/M Devices		1.0	μΑ	
lro	Output Leakage Current	Vour = 0 V to +Vcc	C/I Devices		5.0		
			E/M Devices		5.0	μA	
lcc1	Vcc Active Current	CE = V _{IL} , f = 5 MHz,	C/I Devices		15		
	(Note 3)	lout = 0 mA (Open Outputs)	E/M Devices		20	mA	
lcc2	Vcc TTL Standby Current	CE = VIH, OE = VIL	TTL		0,6	mA	
lcc3	Vcc CMOS Standby Current	CE = Vcc ± 0.3 V	<u> </u>	1	25	μА	
IPP1	VPP Supply Current (Read)	CE = OE = VIL, VPP = 1	†	100	μА		

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27LV020 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 3.6 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 3.6 V, f = 5 MHz

17342A-6

17342A-5

CAPACITANCE

Parameter	· · ·		CD	CDV032		CLV032 PL032			
Parameter Symbol	Parameter Description	Test Conditions	Тур	Max	Тур	Max	Тур	Max	Unit
CIN	Input Capacitance	VIN = 0 V	10	12	8	10	8	10	рF
Cour	Output Capacitance	Vout = 0 V	12	15	9	12	9	12	pF

- 1. This parameter is only sampled and not 100% tested.
- 2. TA = +25°C, f = 1 MHz.



SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)


			PRI	ELIMINARY					
Parameter Symbols				Am27LV020/Am27LV020B					
JEDEC	Standard	Parameter Description	Test Conditions		-150	-200	-250	-300	Unit
tavqv	TACC	Address to	CE = OE = VIL	Min					
		Output Delay	CE = OE = VIL	Max	150	200	250	300	ns
t ELQV	tce	Chip Enable	OE = VIL	Min					
		Output Delay	OE # VIL	Max	150	200	250	300	ns
tglqv	toe	Output Enable to	CE = Vil	Min					
		Output Delay		Max	65	75	100	120	ns
tehoz tghoz	tDF (Note 2)	Chip Enable HIGH or Output Enable HIGH, whichever		Min	0	0	0	0	
	_	comes first, to Output Float		Мах	50	60	60	60	ns
taxox	toн	Output Hold from Addresses, CE, or		Min	0	0	0	0	
		OE, whichever occurred first		Max					ns

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27LV020 must not be removed from, or inserted into a socket or board when VPP or VCC is applied.


Caution: The Am2/LVU20 IIIUS. III.
 Output Load: 1 TTL gate and CL = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.40 V to 2.4 V, Timing Measurement Reference Level—Inputs: 0.8 V and 2.0 V, Outputs: 0.8 V and 2.0 V

SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.40 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

SWITCHING WAVEFORM



- 1. OE may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. top is specified from \overline{OE} or \overline{CE} , whichever occurs first.

PROGRAMMING FLOW CHART




Figure 1. Flashrite Programming Flow Chart



DC PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C ± 5 °C) (Notes 1, 2 and 3)


Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit µA
lu	Input Current (All Inputs)	VIN = VIL or VIH		10.0	
VIL	Input LOW Level (All Inputs)		-0.3	0.8	V
ViH	Input HIGH Level		3.0	Vcc + 0.5	v
Vol	Output LOW Voltage During Verify	lot = 2.1 mA		0.45	v
Vон	Output HIGH Voltage During Verify	loн = −400 µA	2.4	0.43	v
VH	As Auto Select Voltage		11.5	12.5	V
lcc	Vcc Supply Current (Program & Verify)			50	mA
lpp	VPP Supply Current (Program)	CE = VIL, OE = VIH		30	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	V
V _{PP}	Flashrite Programming Voltage		12.5	13.0	- V

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2 and 3)

Parameter Symbols					
JEDEC	Standard	Parameter Description	Min	Max	Unit
TAVEL	tas	Address Setup Time	2		μs
tozgl	toes	OE Setup Time	2		μs
tover	tos	Data Setup Time	2		μѕ
tghax	tан	Address Hold Time	0		μs
tenox	toн	Data Hold Time	2	·	μs
tghoz	tore	Output Enable to Output Float Delay	0	130	ns
tves	tvps	V _{PP} Setup Time	2		μѕ
telens	tew	PGM Initial Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μѕ
telpl .	toes	CE Setup Time	2		μs
tglav	toe	Data Valid from OE	 -	150	ns ns

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- When programming the Am27LV020, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

INTERACTIVE AND FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 and 2)



Notes:

17342A-10

- 1. The input timing reference level is 0.8 V for VIL and 3 V for VIH.
- 2. top and topp are characteristics of the device, but must be accommodated by the programmer.