

**128M-bit Synchronous DRAM  
4-bank, LVTTL**

---

**Description**

The  $\mu$ PD45128441, 45128841, 45128163 are high-speed 134,217,728-bit synchronous dynamic random-access memories, organized as  $8,388,608 \times 4 \times 4$ ,  $4,194,304 \times 8 \times 4$ ,  $2,097,152 \times 16 \times 4$  (word  $\times$  bit  $\times$  bank), respectively.

The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.

All inputs and outputs are synchronized with the positive edge of the clock.

The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL).

These products are packaged in 54-pin TSOP (II).

**Features**

- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Quad internal banks controlled by A12 and A13 (Bank Select)
- Byte control ( $\times 16$ ) by LDQM and UDQM
- Programmable Wrap sequence (Sequential / Interleave)
- Programmable burst length (1, 2, 4, 8 and full page)
- Programmable /CAS latency (2 and 3)
- Automatic precharge and controlled precharge
- CBR (Auto) refresh and self refresh
- $\times 4$ ,  $\times 8$ ,  $\times 16$  organization
- Single  $3.3 \text{ V} \pm 0.3 \text{ V}$  power supply
- LVTTL compatible inputs and outputs
- 4,096 refresh cycles / 64 ms
- Burst termination by Burst stop command and Precharge command

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


**Ordering Information**

Part number	Organization (word × bit × bank)	Clock frequency MHz (MAX.)	Package
μPD45128441G5-A80-9JF	8M × 4 × 4	125	54-pin Plastic TSOP (II) (400 mil)
μPD45128441G5-A10-9JF		100	
μPD45128441G5-A10B-9JF		100	
μPD45128841G5-A80-9JF	4M × 8 × 4	125	
μPD45128841G5-A10-9JF		100	
μPD45128841G5-A10B-9JF		100	
μPD45128163G5-A80-9JF	2M × 16 × 4	125	
μPD45128163G5-A10-9JF		100	
μPD45128163G5-A10B-9JF		100	
μPD45128441G5-A80L-9JF	8M × 4 × 4	125	
μPD45128441G5-A10L-9JF		100	
μPD45128441G5-A10BL-9JF		100	
μPD45128841G5-A80L-9JF	4M × 8 × 4	125	
μPD45128841G5-A10L-9JF		100	
μPD45128841G5-A10BL-9JF		100	
μPD45128163G5-A80L-9JF	2M × 16 × 4	125	
μPD45128163G5-A10L-9JF		100	
μPD45128163G5-A10BL-9JF		100	

Part Number


**[ x4, x8 ]**

**μPD45128841G5 - A80L**



**[ x16 ]**


**163**



Pin Configurations

/xxx indicates active low signal.


[ μPD45128441 ]  
 54-pin Plastic TSOP (II) (400 mil)  
 8M words × 4 bits × 4 banks



- A0 to A13 <sup>Note</sup> : Address inputs
- DQ0 to DQ3 : Data inputs / outputs
- CLK : Clock input
- CKE : Clock enable
- /CS : Chip select
- /RAS : Row address strobe
- /CAS : Column address strobe
- /WE : Write enable
- DQM : DQ mask enable
- Vcc : Supply voltage
- Vss : Ground
- VccQ : Supply voltage for DQ
- VssQ : Ground for DQ
- NC : No connection

- Note** A0 to A11 : Row address inputs
- A0 to A9, A11 : Column address inputs
- A12, A13 : Bank select


[ μPD45128841 ]  
 54-pin Plastic TSOP (II) (400 mil)  
 4M words × 8 bits × 4 banks



- A0 to A13 <sup>Note</sup>: Address inputs
- DQ0 to DQ7 : Data inputs / outputs
- CLK : Clock input
- CKE : Clock enable
- /CS : Chip select
- /RAS : Row address strobe
- /CAS : Column address strobe
- /WE : Write enable
- DQM : DQ mask enable
- Vcc : Supply voltage
- Vss : Ground
- VccQ : Supply voltage for DQ
- VssQ : Ground for DQ
- NC : No connection

- Note** A0 to A11 : Row address inputs
- A0 to A9 : Column address inputs
- A12, A13 : Bank select


[ μPD45128163 ]  
 54-pin Plastic TSOP (II) (400 mil)  
 2M words × 16 bits × 4 banks



- A0 to A13<sup>Note</sup> : Address inputs
- DQ0 to DQ15 : Data inputs / outputs
- CLK : Clock input
- CKE : Clock enable
- /CS : Chip select
- /RAS : Row address strobe
- /CAS : Column address strobe
- /WE : Write enable
- LDQM : Lower DQ mask enable
- UDQM : Upper DQ mask enable
- Vcc : Supply voltage
- Vss : Ground
- VccQ : Supply voltage for DQ
- VssQ : Ground for DQ
- NC : No connection

- Note** A0 to A11 : Row address inputs
- A0 to A8 : Column address inputs
- A12, A13 : Bank select

Block Diagram



**CONTENTS**

- 1. Input / Output Pin Function ..... 10**
- 2. Commands ..... 11**
- 3. Simplified State Diagram ..... 14**
- 4. Truth Table ..... 15**
  - 4.1 Command Truth Table..... 15
  - 4.2 DQM Truth Table..... 15
  - 4.3 CKE Truth Table..... 15
  - 4.4 Operative Command Table ..... 16
  - 4.5 Command Truth Table for CKE ..... 19
- 5. Initialization ..... 20**
- 6. Programming the Mode Register ..... 21**
- 7. Mode Register ..... 22**
  - 7.1 Burst Length and Sequence ..... 23
- 8. Address Bits of Bank-Select and Precharge ..... 24**
- 9. Precharge ..... 25**
- 10. Auto Precharge ..... 26**
  - 10.1 Read with Auto Precharge ..... 26
  - 10.2 Write with Auto Precharge ..... 27
- 11. Read / Write Command Interval ..... 28**
  - 11.1 Read to Read Command Interval ..... 28
  - 11.2 Write to Write Command Interval ..... 28
  - 11.3 Write to Read Command Interval ..... 29
  - 11.4 Read to Write Command Interval ..... 30
- 12. Burst Termination ..... 31**
  - 12.1 Burst Stop Command ..... 31
  - 12.2 Precharge Termination ..... 32
    - 12.2.1 Precharge Termination in READ Cycle ..... 32
    - 12.2.2 Precharge Termination in WRITE Cycle ..... 33



**13. Electrical Specifications ..... 34**

    13.1 AC Parameters for Read Timing ..... 39

    13.2 AC Parameters for Write Timing ..... 41

    13.3 Relationship between Frequency and Latency ..... 42

    13.4 Mode Register Set ..... 43

    13.5 Power on Sequence and CBR (Auto) Refresh ..... 44

    13.6 /CS Function ..... 45

    13.7 Clock Suspension during Burst Read (using CKE Function) ..... 46

    13.8 Clock Suspension during Burst Write (using CKE Function) ..... 48

    13.9 Power Down Mode and Clock Mask ..... 50

    13.10 CBR (Auto) Refresh ..... 51

    13.11 Self Refresh (Entry and Exit) ..... 52

    13.12 Random Column Read (Page with Same Bank) ..... 53

    13.13 Random Column Write (Page with Same Bank) ..... 55

    13.14 Random Row Read (Ping-Pong Banks) ..... 57

    13.15 Random Row Write (Ping-Pong Banks) ..... 59

    13.16 Read and Write ..... 61

    13.17 Interleaved Column Read Cycle ..... 63

    13.18 Interleaved Column Write Cycle ..... 65

    13.19 Auto Precharge after Read Burst ..... 67

    13.20 Auto Precharge after Write Burst ..... 69

    13.21 Full Page Read Cycle ..... 71

    13.22 Full Page Write Cycle ..... 73

    13.23 Byte Write Operation ..... 75

    13.24 Burst Read and Single Write (Option) ..... 76

    13.25 Full Page Random Column Read ..... 77

    13.26 Full Page Random Column Write ..... 78

    13.27 PRE (Precharge) Termination of Burst ..... 79

**14. Package Drawing ..... 81**

**15. Recommended Soldering Conditions ..... 82**

**16. Revision History ..... 83**

1. Input / Output Pin Function

Pin name	Input / Output	Function
CLK	Input	CLK is the master clock input. Other inputs signals are referenced to the CLK rising edge.
CKE	Input	CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal clock is not issued and the μPD45128xxx suspends operation. When the μPD45128xxx is not in burst mode and CKE is negated, the device enters power down mode. During power down mode, CKE must remain low.
/CS	Input	/CS low starts the command input cycle. When /CS is high, commands are ignored but operations continue.
/RAS, /CAS, /WE	Input	/RAS, /CAS and /WE have the same symbols on conventional DRAM but different functions. For details, refer to the command table.
A0 - A13	Input	Row Address is determined by A0 - A13 at the CLK (clock) rising edge in the active command cycle. It does not depend on the bit organization. Column Address is determined by A0 - A9, A11 at the CLK rising edge in the read or write command cycle. It depends on the bit organization : A0 - A9, A11 for ×4 device, A0 - A9 for ×8 device, A0 - A8 for ×16 device. A12 and A13 are the bank select signal (BS). In command cycle, A12 and A13 low select bank A, A12 low and A13 high select bank B, A12 high and A13 low select bank C and then A12 and A13 high select bank D. A10 defines the precharge mode. When A10 is high in the precharge command cycle, all banks are precharged; when A10 is low, only the bank selected by A12 and A13 is precharged. When A10 is high in read or write command cycle, the precharge starts automatically after the burst access.
DQM, UDQM, LDQM	Input	DQM controls I/O buffers. In ×16 products, UDQM and LDQM control upper byte and lower byte I/O buffers, respectively. In read mode, DQM controls the output buffers like a conventional /OE pin. DQM high and DQM low turn the output buffers off and on, respectively. The DQM latency for the read is two clocks. In write mode, DQM controls the word mask. Input data is written to the memory cell if DQM is low but not if DQM is high. The DQM latency for the write is zero.
DQ0 - DQ15	Input / Output	DQ pins have the same function as I/O pins on a conventional DRAM.
Vcc, Vss, VccQ, VssQ	(Power supply)	Vcc and Vss are power supply pins for internal circuits. VccQ and VssQ are power supply pins for the output buffers.

## 2. Commands

### Mode register set command


(/CS, /RAS, /CAS, /WE = Low)

The μPD45128xxx has a mode register that defines how the device operates. In this command, A0 through A13 are the data input pins. After power on, the mode register set command must be executed to initialize the device.

The mode register can be set only when all banks are in idle state.

During 2 CLK (trsc) following this command, the μPD45128xxx cannot accept any other commands.

Fig.1 Mode register set command



### Activate command


(/CS, /RAS = Low, /CAS, /WE = High)

The μPD45128xxx has four banks, each with 4,096 rows.

This command activates the bank selected by A12 and A13 (BS) and a row address selected by A0 through A11.

This command corresponds to a conventional DRAM's /RAS falling.

Fig.2 Row address strobe and bank activate command



### Precharge command


(/CS, /RAS, /WE = Low, /CAS = High)

This command begins precharge operation of the bank selected by A12 and A13 (BS). When A10 is High, all banks are precharged, regardless of A12 and A13. When A10 is Low, only the bank selected by A12 and A13 is precharged.

After this command, the μPD45128xxx can't accept the activate command to the precharging bank during trp (precharge to activate command period).

This command corresponds to a conventional DRAM's /RAS rising.

Fig.3 Precharge command




**Write command**

(/CS, /CAS, /WE = Low, /RAS = High)

If the mode register is in the burst write mode, this command sets the burst start address given by the column address to begin the burst write operation. The first write data in burst mode can input with this command with subsequent data on following clocks.

Fig.4 Column address and write command




**Read command**

(/CS, /CAS = Low, /RAS, /WE = High)

Read data is available after /CAS latency requirements have been met. This command sets the burst start address given by the column address.

Fig.5 Column address and read command



**CBR (auto) refresh command**

(/CS, /RAS, /CAS = Low, /WE, CKE = High)


This command is a request to begin the CBR (auto) refresh operation. The refresh address is generated internally.

Before executing CBR (auto) refresh, all banks must be precharged.

After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command.

During  $t_{RC}$  period (from refresh command to refresh or activate command), the μPD45128xxx cannot accept any other command.

Fig.6 CBR (auto) refresh command



**Self refresh entry command**


(/CS, /RAS, /CAS, CKE = Low, /WE = High)

After the command execution, self refresh operation continues while CKE remains low. When CKE goes high, the μPD45128xxx exits the self refresh mode.

During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control.

Before executing self refresh, all banks must be precharged.

Fig.7 Self refresh entry command




**Burst stop command**

(/CS, /WE = Low, /RAS, /CAS = High)

This command can stop the current burst operation.

Fig.8 Burst stop command in Full Page Mode




**No operation**


(/CS = Low, /RAS, /CAS, /WE = High)

This command is not an execution command. No operations begin or terminate by this command.

Fig.9 No operation



3. Simplified State Diagram



4. Truth Table

4.1 Command Truth Table

Function	Symbol	CKE		/CS	/RAS	/CAS	/WE	A12, A13	A10	A11, A9 - A0
		n - 1	n							
Device deselect	DESL	H	x	H	x	x	x	x	x	x
No operation	NOP	H	x	L	H	H	H	x	x	x
Burst stop	BST	H	x	L	H	H	L	x	x	x
Read	READ	H	x	L	H	L	H	V	L	V
Read with auto precharge	READA	H	x	L	H	L	H	V	H	V
Write	WRIT	H	x	L	H	L	L	V	L	V
Write with auto precharge	WRITA	H	x	L	H	L	L	V	H	V
Bank activate	ACT	H	x	L	L	H	H	V	V	V
Precharge select bank	PRE	H	x	L	L	H	L	V	L	x
Precharge all banks	PALL	H	x	L	L	H	L	x	H	x
Mode register set	MRS	H	x	L	L	L	L	L	L	V

Remark H = High level, L = Low level, x = High or Low level (Don't care), V = Valid data input

4.2 DQM Truth Table

Function	Symbol	CKE		DQM	
		n - 1	n	U	L
Data write / output enable	ENB	H	x	L	
Data mask / output disable	MASK	H	x	H	
Upper byte write enable / output enable	ENBU	H	x	L	x
Lower byte write enable / output enable	ENBL	H	x	x	L
Upper byte write inhibit / output disable	MASKU	H	x	H	x
Lower byte write inhibit / output disable	MASKL	H	x	x	H

Remark H = High level, L = Low level, x = High or Low level (Don't care)

4.3 CKE Truth Table

Current state	Function	Symbol	CKE		/CS	/RAS	/CAS	/WE	Address
			n - 1	n					
Activating	Clock suspend mode entry		H	L	x	x	x	x	x
Any	Clock suspend mode		L	L	x	x	x	x	x
Clock suspend	Clock suspend mode exit		L	H	x	x	x	x	x
Idle	CBR (auto) refresh command	REF	H	H	L	L	L	H	x
Idle	Self refresh entry	SELF	H	L	L	L	L	H	x
Self refresh	Self refresh exit		L	H	L	H	H	H	x
			L	H	H	x	x	x	x
Idle	Power down entry		H	L	x	x	x	x	x
★ Power down	Power down exit		L	H	H	x	x	x	x
★			L	H	L	H	H	H	x

Remark H = High level, L = Low level, x = High or Low level (Don't care)

4.4 Operative Command Table <sup>Note1</sup>

(1/3)

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Idle	H	x	x	x	x	DESL	Nop or power down	2
	L	H	H	x	x	NOP or BST	Nop or power down	2
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	Row activating	
	L	L	H	L	BA, A10	PRE/PALL	Nop	
	L	L	L	H	x	REF/SELF	CBR (auto) refresh or self refresh	4
	L	L	L	L	Op-Code	MRS	Mode register accessing	
Row active	H	x	x	x	x	DESL	Nop	
	L	H	H	x	x	NOP or BST	Nop	
	L	H	L	H	BA, CA, A10	READ/READA	Begin read : Determine AP	5
	L	H	L	L	BA, CA, A10	WRIT/WRITA	Begin write : Determine AP	5
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	Precharge	6
	L	L	L	H	x	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Read	H	x	x	x	x	DESL	Continue burst to end → Row active	
	L	H	H	H	x	NOP	Continue burst to end → Row active	
	L	H	H	L	x	BST	Burst stop → Row active	
	L	H	L	H	BA, CA, A10	READ/READA	Terminate burst, new read : Determine AP	7
	L	H	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, start write : Determine AP	7, 8
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	Terminate burst, precharging	
	L	L	L	H	x	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write	H	x	x	x	x	DESL	Continue burst to end → Write recovering	
	L	H	H	H	x	NOP	Continue burst to end → Write recovering	
	L	H	H	L	x	BST	Burst stop → Row active	
	L	H	L	H	BA, CA, A10	READ/READA	Terminate burst, start read : Determine AP	7, 8
	L	H	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, new write : Determine AP	7
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	Terminate burst, precharging	9
	L	L	L	H	x	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	



Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Read with auto precharge	H	x	x	x	x	DESL	Continue burst to end → Precharging	
	L	H	H	H	x	NOP	Continue burst to end → Precharging	
	L	H	H	L	x	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	H	x	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write with auto precharge	H	x	x	x	x	DESL	Continue burst to end → Write recovering with auto precharge	
	L	H	H	H	x	NOP	Continue burst to end → Write recovering with auto precharge	
	L	H	H	L	x	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	H	x	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Precharging	H	x	x	x	x	DESL	Nop → Enter idle after t <sub>RP</sub>	
	L	H	H	H	x	NOP	Nop → Enter idle after t <sub>RP</sub>	
	L	H	H	L	x	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	Nop → Enter idle after t <sub>RP</sub>	
	L	L	L	H	x	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Row activating	H	x	x	x	x	DESL	Nop → Enter bank active after t <sub>RCD</sub>	
	L	H	H	H	x	NOP	Nop → Enter bank active after t <sub>RCD</sub>	
	L	H	H	L	x	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	3, 10
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	H	x	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Write recovering	H	x	x	x	x	DESL	Nop → Enter row active after t <sub>DPL</sub>	
	L	H	H	H	x	NOP	Nop → Enter row active after t <sub>DPL</sub>	
	L	H	H	L	x	BST	Nop → Enter row active after t <sub>DPL</sub>	
	L	H	L	H	BA, CA, A10	READ/READA	Start read, Determine AP	8
	L	H	L	L	BA, CA, A10	WRIT/WRITA	New write, Determine AP	
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	H	x	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write recovering with auto precharge	H	x	x	x	x	DESL	Nop → Enter precharge after t <sub>DPL</sub>	
	L	H	H	H	x	NOP	Nop → Enter precharge after t <sub>DPL</sub>	
	L	H	H	L	x	BST	Nop → Enter precharge after t <sub>DPL</sub>	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3, 8
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	H	x	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Refreshing	H	x	x	x	x	DESL	Nop → Enter idle after t <sub>RC</sub>	
	L	H	H	x	x	NOP/BST	Nop → Enter idle after t <sub>RC</sub>	
	L	H	L	x	x	READ/WRIT	ILLEGAL	
	L	L	H	x	x	ACT/PRE/PALL	ILLEGAL	
	L	L	L	x	x	REF/SELF/MRS	ILLEGAL	
Mode register accessing	H	x	x	x	x	DESL	Nop → Enter idle after t <sub>RSC</sub>	
	L	H	H	H	x	NOP	Nop → Enter idle after t <sub>RSC</sub>	
	L	H	H	L	x	BST	ILLEGAL	
	L	H	L	x	x	READ/WRIT	ILLEGAL	
	L	L	x	x	x	ACT/PRE/PALL/REF/SELF/MRS	ILLEGAL	

- Notes**
1. All entries assume that CKE was active (High level) during the preceding clock cycle.
  2. If all banks are idle, and CKE is inactive (Low level), μPD45128xxx will enter Power down mode. All input buffers except CKE will be disabled.
  3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
  4. If all banks are idle, and CKE is inactive (Low level), μPD45128xxx will enter Self refresh mode. All input buffers except CKE will be disabled.
  5. Illegal if t<sub>RC</sub> is not satisfied.
  6. Illegal if t<sub>RAS</sub> is not satisfied.
  7. Must satisfy burst interrupt condition.
  8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
  9. Must mask preceding data which don't satisfy t<sub>DPL</sub>.
  10. Illegal if t<sub>RRD</sub> is not satisfied.

**Remark** H = High level, L = Low level, x = High or Low level (Don't care), V = Valid data

4.5 Command Truth Table for CKE

Current State	CKE		/CS	/RAS	/CAS	/WE	Address	Action	Notes
	n - 1	n							
Self refresh	H	x	x	x	x	x	x	INVALID, CLK (n - 1) would exit self refresh	
	L	H	H	x	x	x	x	Self refresh recovery	
	L	H	L	H	H	x	x	Self refresh recovery	
	L	H	L	H	L	x	x	ILLEGAL	
	L	H	L	L	x	x	x	ILLEGAL	
	L	L	x	x	x	x	x	Maintain self refresh	
Self refresh recovery	H	H	H	x	x	x	x	Idle after t <sub>RC</sub>	
	H	H	L	H	H	x	x	Idle after t <sub>RC</sub>	
	H	H	L	H	L	x	x	ILLEGAL	
	H	H	L	L	x	x	x	ILLEGAL	
	H	L	H	x	x	x	x	ILLEGAL	
	H	L	L	H	H	x	x	ILLEGAL	
	H	L	L	H	L	x	x	ILLEGAL	
	H	L	L	L	x	x	x	ILLEGAL	
Power down	H	x	x	x	x	x		INVALID, CLK (n - 1) would exit power down	
	L	H	H	x	x	x	x	EXIT power down → Idle	
	L	H	L	H	H	H	x	EXIT power down → Idle	
	L	L	x	x	x	x	x	Maintain power down mode	
All banks idle	H	H	H	x	x	x		Refer to operations in Operative Command Table	
	H	H	L	H	x	x		Refer to operations in Operative Command Table	
	H	H	L	L	H	x		Refer to operations in Operative Command Table	
	H	H	L	L	L	H	x	CBR (auto) Refresh	
	H	H	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	H	L	H	x	x	x		Refer to operations in Operative Command Table	
	H	L	L	H	x	x		Refer to operations in Operative Command Table	
	H	L	L	L	H	x		Refer to operations in Operative Command Table	
	H	L	L	L	L	H	x	Self refresh	1
	H	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	x	x	x	x	x	x	Power down	1
Row active	H	x	x	x	x	x	x	Refer to operations in Operative Command Table	
	L	x	x	x	x	x	x	Power down	1
Any state other than listed above	H	H	x	x	x	x		Refer to operations in Operative Command Table	
	H	L	x	x	x	x	x	Begin clock suspend next cycle	2
	L	H	x	x	x	x	x	Exit clock suspend next cycle	
	L	L	x	x	x	x	x	Maintain clock suspend	

★ ★ **Notes** 1. Self refresh can be entered only from the all banks idle state. Power down can be entered only from all banks idle or row active state.

2. Must be legal command as defined in Operative Command Table.

**Remark** H = High level, L = Low level, x = High or Low level (Don't care)

## 5. Initialization

The synchronous DRAM is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, when power is applied, a 100  $\mu$ s or longer pause must precede any signal toggling.
- (2) After the pause, all banks must be precharged using the Precharge command (The Precharge all banks command is convenient).
- (3) Once the precharge is completed and the minimum  $t_{RP}$  is satisfied, the mode register can be programmed. After the mode register set cycle,  $t_{RSC}$  (2 CLK minimum) pause must be satisfied as well.
- (4) Two or more CBR (Auto) refresh must be performed.

- Remarks**
1. The sequence of Mode register programming and Refresh above may be transposed.
  2. CKE and DQM must be held high until the Precharge command is issued to ensure data-bus Hi-Z.

## 6. Programming the Mode Register

The mode register is programmed by the Mode register set command using address bits A13 through A0 as data inputs. The register retains data until it is reprogrammed or the device loses power.

The mode register has four fields;

Options : A13 through A7  
/CAS latency : A6 through A4  
Wrap type : A3  
Burst length : A2 through A0

Following mode register programming, no command can be issued before at least 2 CLK have elapsed.

### **/CAS Latency**

/CAS latency is the most critical of the parameters being set. It tells the device how many clocks must elapse before the data will be available.

The value is determined by the frequency of the clock and the speed grade of the device. **13.3 Relationship between Frequency and Latency** shows the relationship of /CAS latency to the clock period and the speed grade of the device.

### **Burst Length**

Burst Length is the number of words that will be output or input in a read or write cycle. After a read burst is completed, the output bus will become Hi-Z.

The burst length is programmable as 1, 2, 4, 8 or full page.

### **Wrap Type (Burst Sequence)**

The wrap type specifies the order in which the burst data will be addressed. This order is programmable as either "Sequential" or "Interleave". The method chosen will depend on the type of CPU in the system.

Some microprocessor cache systems are optimized for sequential addressing and others for interleaved addressing. **7.1 Burst Length and Sequence** shows the addressing sequence for each burst length using them. Both sequences support bursts of 1, 2, 4 and 8. Additionally, sequence supports the full page length.

7. Mode Register

13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1							

JEDEC Standard Test Set (refresh counter test)

13	12	11	10	9	8	7	6	5	4	3	2	1	0
x	x	x	x	1	0	0	LTMODE	WT		BL			

Burst Read and Single Write (for Write Through Cache)

13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1	0							

Use in future

13	12	11	10	9	8	7	6	5	4	3	2	1	0
x	x	x	x	x	1	1	V	V	V	V	V	V	V

Vender Specific

13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	LTMODE	WT		BL			

Mode Register Set

V = Valid  
x = Don't care


Burst length	Bits2-0	WT = 0	WT = 1
	000	1	1
	001	2	2
	010	4	4
	011	8	8
	100	R	R
	101	R	R
	110	R	R
111	Full page	R	

Wrap type	0	Sequential
	1	Interleave

Latency mode	Bits6-4	/CAS latency
	000	R
	001	R
	010	2
	011	3
	100	R
	101	R
	110	R
111	R	

Remark R : Reserved

Mode Register Set Timing



**7.1 Burst Length and Sequence**

**[ Burst of Two ]**

Starting address (column address A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
0	0, 1	0, 1
1	1, 0	1, 0

**[ Burst of Four ]**




Starting address (column address A1 - A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 2, 3, 0	1, 0, 3, 2
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 0, 1, 2	3, 2, 1, 0

**[ Burst of Eight ]**

Starting address (column address A2 - A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

Full page burst is an extension of the above tables of sequential addressing, with the length being 2,048 (for 32M ×4 device), 1,024 (for 16M ×8 device), and 512 (for 8M ×16 device).

8. Address Bits of Bank-Select and Precharge






9. Precharge

The precharge command can be issued anytime after  $t_{RAS(MIN.)}$  is satisfied.

Soon after the precharge command is issued, precharge operation performed and the synchronous DRAM enters the idle state after  $t_{RP}$  is satisfied. The parameter  $t_{RP}$  is the time required to perform the precharge.

The earliest timing in a read cycle that a precharge command can be issued without losing any data in the burst is as follows.

It is depending on the /CAS latency and clock cycle time.



In order to write all data to the memory cell correctly, the asynchronous parameter " $t_{DPL}$ " must be satisfied. The  $t_{DPL(MIN.)}$  specification defines the earliest time that a precharge command can be issued. Minimum number of clocks is calculated by dividing  $t_{DPL(MIN.)}$  with clock cycle time.

In summary, the precharge command can be issued relative to reference clock that indicates the last data word is valid. In the following table, minus means clocks before the reference; plus means time after the reference.

/CAS latency	Read	Write
2	-1	+ $t_{DPL(MIN.)}$
3	-2	+ $t_{DPL(MIN.)}$

**10. Auto Precharge**

During a read or write command cycle, A10 controls whether auto precharge is selected. A10 high in the Read or Write command (Read with Auto precharge command or Write with Auto precharge command), auto precharge is selected and begins automatically.

The  $t_{RAS}$  must be satisfied with a read with auto precharge or a write with auto precharge operation. In addition, the next activate command to the bank being precharged cannot be executed until the precharge cycle ends.


In read cycle, once auto precharge has started, an activate command to the bank can be issued after  $t_{RP}$  has been satisfied.

In write cycle, the  $t_{DAL}$  must be satisfied to issue the next activate command to the bank being precharged.

The timing that begins the auto precharge cycle depends on both the /CAS latency programmed into the mode register and whether read or write cycle.

**10.1 Read with Auto Precharge**


During a read cycle, the auto precharge begins one clock earlier (/CAS latency of 2) or two clocks earlier (/CAS latency of 3) the last data word output.



**Remark** READA means Read with Auto precharge

10.2 Write with Auto Precharge

During a write cycle, the auto precharge starts at the timing that is equal to the value of the  $t_{DPL(MIN)}$  after the last data word input to the device.



**Remark** WRITA means Write with Auto Precharge

In summary, the auto precharge begins relative to a reference clock that indicates the last data word is valid. In the table below, minus means clocks before the reference; plus means after the reference.


/CAS latency	Read	Write
2	-1	+ $t_{DPL(MIN)}$
3	-2	+ $t_{DPL(MIN)}$

11. Read / Write Command Interval

11.1 Read to Read Command Interval

During a read cycle, when new Read command is issued, it will be effective after /CAS latency, even if the previous read operation does not completed. READ will be interrupted by another READ.


The interval between the commands is 1 cycle minimum. Each Read command can be issued in every clock without any restriction.



11.2 Write to Write Command Interval

During a write cycle, when a new Write command is issued, the previous burst will terminate and the new burst will begin with a new Write command. WRITE will be interrupted by another WRITE.

The interval between the commands is minimum 1 cycle. Each Write command can be issued in every clock without any restriction.




11.3 Write to Read Command Interval

Write command and Read command interval is also 1 cycle.

Only the write data before Read command will be written.


The data bus must be Hi-Z at least one cycle prior to the first D<sub>OUT</sub>.




11.4 Read to Write Command Interval

During a read cycle, READ can be interrupted by WRITE.

The Read and Write command interval is 1 cycle minimum. There is a restriction to avoid data conflict. The Data bus must be Hi-Z using DQM before WRITE.



READ can be interrupted by WRITE. DQM must be High at least 3 clocks prior to the Write command.




12. Burst Termination

There are two methods to terminate a burst operation other than using a Read or a Write command. One is the burst stop command and the other is the precharge command.


12.1 Burst Stop Command

During a read cycle, when the burst stop command is issued, the burst read data are terminated and the data bus goes to Hi-Z after the /CAS latency from the burst stop command.



Remark BST : Burst stop command

During a write cycle, when the burst stop command is issued, the burst write data are terminated and data bus goes to Hi-Z at the same clock with the burst stop command.




Remark BST : Burst stop command

12.2 Precharge Termination


12.2.1 Precharge Termination in READ Cycle

During a read cycle, the burst read operation is terminated by a precharge command. When the precharge command is issued, the burst read operation is terminated and precharge starts. The same bank can be activated again after  $t_{RP}$  from the precharge command. To issue a precharge command,  $t_{RAS}$  must be satisfied.

When /CAS latency is 2, the read data will remain valid until one clock after the precharge command.



When /CAS latency is 3, the read data will remain valid until two clocks after the precharge command.







12.2.2 Precharge Termination in WRITE Cycle

During a write cycle, the burst write operation is terminated by a precharge command.  
 When the precharge command is issued, the burst write operation is terminated and precharge starts.  
 The same bank can be activated again after  $t_{RP}$  from the precharge command.  
 To issue a precharge command,  $t_{RAS}$  must be satisfied.

When /CAS latency is 2, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



When /CAS latency is 3, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



**13. Electrical Specifications**

- All voltages are referenced to V<sub>SS</sub> (GND).
- After power up, wait more than 100 μs and then, execute **Power on sequence and CBR (auto) Refresh** before proper device operation is achieved.

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	V <sub>CC</sub> , V <sub>CCQ</sub>		-0.5 to +4.6	V
Voltage on any pin relative to GND	V <sub>T</sub>		-0.5 to +4.6	V
Short circuit output current	I <sub>O</sub>		50	mA
Power dissipation	P <sub>D</sub>		1	W
Operating ambient temperature	T <sub>A</sub>		0 to 70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in **Absolute Maximum Ratings** could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to **Absolute Maximum Rating** conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>CC</sub> , V <sub>CCQ</sub>		3.0	3.3	3.6	V
High level input voltage	V <sub>IH</sub>		2.0		V <sub>CC</sub> +0.3 <sup>Note1</sup>	V
Low level input voltage	V <sub>IL</sub>		-0.3 <sup>Note2</sup>		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

- Notes**
1. V<sub>IH (MAX.)</sub> = V<sub>CC</sub> + 1.5 V (Pulse width ≤ 5 ns)
  2. V<sub>IL (MIN.)</sub> = -1.5 V (Pulse width ≤ 5 ns)

**Pin Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A13	2.5		4	pF
	C <sub>I2</sub>	CLK, CKE, /CS, /RAS, /CAS, /WE, DQM, UDQM, LDQM	2.5		4	
Data input / output capacitance	C <sub>I/O</sub>	DQ0 - DQ15	4		6.5	pF

DC Characteristics 1 (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	/CAS latency	Grade	Maximum			Unit	Notes
					×4	×8	×16		
★ Operating current	I <sub>CC1</sub>	Burst length = 1, t <sub>RC</sub> ≥ t <sub>RC(MIN)</sub> , I <sub>o</sub> = 0 mA, One bank active	CL = 2	-A80	100	100	110	mA	1
				-A10	100	100	110		
				-A10B	90	100	110		
			CL = 3	-A80	100	100	110		
				-A10	100	100	110		
				-A10B	95	100	110		
Precharge standby current in power down mode	I <sub>CC2P</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = 15 ns			1	1	1	mA	
	I <sub>CC2PS</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = ∞			0.5	0.5	0.5		
★ Precharge standby current in non power down mode	I <sub>CC2N</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = 15 ns, /CS ≥ V <sub>IH(MIN)</sub> , Input signals are changed one time during 30 ns.			20	20	20	mA	
	I <sub>CC2NS</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = ∞, Input signals are stable.			8	8	8		
Active standby current in power down mode	I <sub>CC3P</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = 15 ns			5	5	5	mA	
	I <sub>CC3PS</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = ∞			4	4	4		
★ Active standby current in non power down mode	I <sub>CC3N</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = 15 ns, /CS ≥ V <sub>IH(MIN)</sub> , Input signals are changed one time during 30 ns.			30	30	30	mA	
	I <sub>CC3NS</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = ∞, Input signals are stable.			20	20	20		
★ Operating current (Burst mode)	I <sub>CC4</sub>	t <sub>CK</sub> ≥ t <sub>CK(MIN)</sub> , I <sub>o</sub> = 0 mA, All banks active	CL = 2	-A80	105	120	145	mA	2
				-A10	85	95	110		
				-A10B	75	85	100		
			CL = 3	-A80	130	145	175		
				-A10	110	125	140		
				-A10B	110	125	140		
★ CBR (auto) refresh current	I <sub>CC5</sub>	t <sub>RC</sub> ≥ t <sub>RC(MIN)</sub>	CL = 2	-A80	220	220	220	mA	3
				-A10	220	220	220		
				-A10B	220	220	220		
			CL = 3	-A80	220	220	220		
				-A10	220	220	220		
				-A10B	220	220	220		
Self refresh current	I <sub>CC6</sub>	CKE ≤ 0.2 V		**	2	2	2	mA	
				**L	0.8	0.8	0.8		

- Notes**
- I<sub>CC1</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC1</sub> is measured condition that addresses are changed only one time during t<sub>CK(MIN)</sub>.
  - I<sub>CC4</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC4</sub> is measured condition that addresses are changed only one time during t<sub>CK(MIN)</sub>.
  - I<sub>CC5</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN)</sub>.


**DC Characteristics 2 (Recommended Operating Conditions unless otherwise noted)**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	Note
Input leakage current	$I_{i(L)}$	$0 \leq V_i \leq V_{CCQ}$ , $V_{CCQ} = V_{CC}$ All other pins not under test = 0 V	-1.0		+1.0	μA	
Output leakage current	$I_{o(L)}$	$0 \leq V_o \leq V_{CCQ}$ , $D_{OUT}$ is disabled	-1.5		+1.5	μA	
High level output voltage	$V_{OH}$	$I_o = -4$ mA	2.4			V	
Low level output voltage	$V_{OL}$	$I_o = +4$ mA			0.4	V	

**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**Test Conditions**


- AC measurements assume  $\tau_T = 1$  ns.
- Reference level for measuring timing of input signals is 1.4 V. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- If  $\tau_T$  is longer than 1 ns, reference level for measuring timing of input signals is  $V_{IH(MIN.)}$  and  $V_{IL(MAX.)}$ .
- An access time is measured at 1.4 V.



Synchronous Characteristics

Parameter		Symbol	-80		-10		-10B		Unit	Note
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock cycle time	/CAS latency = 3	t <sub>CK3</sub>	8	(125 MHz)	10	(100 MHz)	10	(100 MHz)	ns	
	/CAS latency = 2	t <sub>CK2</sub>	10	(100 MHz)	13	(77 MHz)	15	(67 MHz)	ns	
Access time from CLK	/CAS latency = 3	t <sub>AC3</sub>		6		6		7	ns	1
	/CAS latency = 2	t <sub>AC2</sub>		6		7		8	ns	1
CLK high level width		t <sub>CH</sub>	3		3		3.5		ns	
CLK low level width		t <sub>CL</sub>	3		3		3.5		ns	
Data-out hold time		t <sub>OH</sub>	3		3		3		ns	1
Data-out low-impedance time		t <sub>LZ</sub>	0		0		0		ns	
Data-out high-impedance time	/CAS latency = 3	t <sub>HZ3</sub>	3	6	3	6	3	7	ns	
	/CAS latency = 2	t <sub>HZ2</sub>	3	6	3	7	3	8	ns	
Data-in setup time		t <sub>DS</sub>	2		2		2.5		ns	
Data-in hold time		t <sub>DH</sub>	1		1		1		ns	
Address setup time		t <sub>AS</sub>	2		2		2.5		ns	
Address hold time		t <sub>AH</sub>	1		1		1		ns	
CKE setup time		t <sub>CKS</sub>	2		2		2.5		ns	
CKE hold time		t <sub>CKH</sub>	1		1		1		ns	
CKE setup time (Power down exit)		t <sub>CKSP</sub>	2		2		2.5		ns	
Command (/CS, /RAS, /CAS, /WE, DQM) setup time		t <sub>CMS</sub>	2		2		2.5		ns	
Command (/CS, /RAS, /CAS, /WE, DQM) hold time		t <sub>CMH</sub>	1		1		1		ns	

★ Note 1. Output load




**Asynchronous Characteristics**

Parameter	Symbol	-80		-10		-10B		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
ACT to REF/ACT command period (operation)	t <sub>RC</sub>	70		70		90		ns	
REF to REF/ACT command period (refresh)	t <sub>RC1</sub>	70		78		90		ns	
ACT to PRE command period	t <sub>RAS</sub>	48	120,000	50	120,000	60	120,000	ns	
PRE to ACT command period	t <sub>RP</sub>	20		20		30		ns	
Delay time ACT to READ/WRITE command	t <sub>RCD</sub>	20		20		30		ns	
ACT (one) to ACT (another) command period	t <sub>RRD</sub>	16		20		20		ns	
Data-in to PRE command period	t <sub>DPL</sub>	8		10		10		ns	
Data-in to ACT (REF) command period (Auto precharge)	/CAS latency = 3 t <sub>DAL3</sub>	1CLK +20		1CLK +20		1CLK +30		ns	
	/CAS latency = 2 t <sub>DAL2</sub>	1CLK +20		1CLK +20		1CLK +30		ns	
Mode register set cycle time	t <sub>RSC</sub>	2		2		2		CLK	
Transition time	t <sub>T</sub>	0.5	30	1	30	1	30	ns	
Refresh time (4,096 refresh cycles)	t <sub>REF</sub>		64		64		64	ms	




AC Parameters for Read Timing (Auto Precharge, Burst Length = 4, /CAS Latency = 3)






13.2 AC Parameters for Write Timing (Burst Length = 4, /CAS Latency = 3)




**13.3 Relationship between Frequency and Latency**

Speed version	-80		-10		-10B	
Clock cycle time [ns]	8	10	10	13	10	15
Frequency [MHz]	125	100	100	77	100	67
/CAS latency	3	2	3	2	3	2
[trcd]	3	2	2	2	3	2
/RAS latency (/CAS latency + [trcd])	6	4	5	4	6	4
[trc]	9	7	7	6	9	6
[trc1]	9	7	8	6	9	6
[tras]	6	5	5	4	6	4
[trrd]	2	2	2	2	2	2
[trp]	3	2	2	2	3	2
[tdpl]	1	1	1	1	1	1
[tdal]	4	3	3	3	4	3
[trsc]	2	2	2	2	2	2


13.4 Mode Register Set (Burst Length = 4, /CAS Latency = 2)




13.5 Power On Sequence and CBR (Auto) Refresh




**13.6 /CS Function (Burst Length = 4, /CAS Latency = 3)**  
 Only /CS signal needs to be issued at minimum rate




13.7 Clock Suspension during Burst Read (using CKE Function) (1/2) (Burst Length = 4, /CAS Latency = 2)



**Clock Suspension during Burst Read (using CKE Function) (2/2) (Burst Length = 4, /CAS Latency = 3)**




13.8 Clock Suspension during Burst Write (using CKE Function) (1/2) (Burst Length = 4, /CAS Latency = 2)







**Clock Suspension during Burst Write (using CKE Function) (2/2) (Burst Length = 4, /CAS Latency = 3)**




★ 13.9 Power Down Mode and Clock Mask (Burst Length = 4, /CAS Latency = 2)




13.10 CBR (Auto) Refresh




13.11 Self Refresh (Entry and Exit)




13.12 Random Column Read (Page with Same Bank) (1/2) (Burst Length = 4, /CAS Latency = 2)




Random Column Read (Page with Same Bank) (2/2) (Burst Length = 4, /CAS Latency = 3)



13.13 Random Column Write (Page with Same Bank) (1/2) (Burst Length = 4, /CAS Latency = 2)




Random Column Write (Page with Same Bank) (2/2) (Burst Length = 4, /CAS Latency = 3)







13.14 Random Row Read (Ping-Pong Banks) (1/2) (Burst Length = 8, /CAS Latency = 2)




58 Random Row Read (Ping-Pong Banks) (2/2) (Burst Length = 8, /CAS Latency = 3)




13.15 Random Row Write (Ping-Pong Banks) (1/2) (Burst Length = 8, /CAS Latency = 2)




60 Random Row Write (Ping-Pong Banks) (2/2) (Burst Length = 8, /CAS Latency = 3)




13.16 Read and Write (1/2) (Burst Length = 4, /CAS Latency = 2)




62 Read and Write (2/2) (Burst Length = 4, /CAS Latency = 3)



13.17 Interleaved Column Read Cycle (1/2) (Burst Length = 4, /CAS Latency = 2)




Interleaved Column Read Cycle (2/2) (Burst Length = 4, /CAS Latency = 3)






13.18 Interleaved Column Write Cycle (1/2) (Burst Length = 4, /CAS Latency = 2)







13.19 Auto Precharge after Read Burst (1/2) (Burst Length = 4, /CAS Latency = 2)




Auto Precharge after Read Burst (2/2) (Burst Length = 4, /CAS Latency = 3)




13.20 Auto Precharge after Write Burst (1/2) (Burst Length = 4, /CAS Latency = 2)




Auto Precharge after Write Burst (2/2) (Burst Length = 4, /CAS Latency = 3)



13.21 Full Page Read Cycle (1/2) (/CAS Latency = 2)




Full Page Read Cycle (2/2) (/CAS latency = 3)









Full Page Write Cycle (2/2) (/CAS Latency = 3)




13.23 Byte Write Operation (Burst Length = 4, /CAS Latency = 2)




13.24 Burst Read and Single Write (Option) (Burst Length = 4, /CAS Latency = 2)




★ 13.25 Full Page Random Column Read (Burst Length = Full Page, /CAS Latency = 2)




13.26 Full Page Random Column Write (Burst Length = Full Page, /CAS Latency = 2)



13.27 PRE (Precharge) Termination of Burst (1/2) (Burst Length = 8, /CAS Latency = 2)




PRE (Precharge) Termination of Burst (2/2) (Burst Length = 8, /CAS Latency = 3)





14. Package Drawing

54PIN PLASTIC TSOP (II) (400mil)



NOTES

- Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.
- Dimension "A" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

ITEM	MILLIMETERS
A	22.22±0.05
B	0.91 MAX.
C	0.80 (T.P.)
D	0.32 <sup>+0.08</sup> <sub>-0.07</sub>
E	0.10±0.05
F	1.1±0.1
G	1.00
H	11.76±0.20
I	10.16±0.10
J	0.80±0.20
K	0.145 <sup>+0.025</sup> <sub>-0.015</sub>
L	0.50±0.10
M	0.13
N	0.10
P	3° <sup>+7°</sup> <sub>-3°</sub>

S54G5-80-9JF-1

**15. Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the μPD45128xxx.

**Type of Surface Mount Device**

μPD45128xxxG5 : 54-pin Plastic TSOP (II) (400 mil)