



DATA SHEET

MOS INTEGRATED CIRCUIT **μ PD16635**

240-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64 GRAY SCALES)

The μ PD16635 is a source driver for TFT-LCDs capable of dealing with 64 gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the output dynamic range is as large as 11.5 V_{P-P}, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with full-dot inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequency of 33 MHz when driving at 3.0 V, this driver is applicable to SVGA-standard TFT-LCD panels.

FEATURES


- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Output dynamic range 11.5 V_{P-P} min. (@ V_{DD2} = 13.5 V)
- CMOS level input
- Input of 6 bits (gradation data) by 6 dots
- High-speed data transfer: f_{max.} = 33 MHz (internal data transfer speed when operating at 3.0 V)
- 240 outputs
- Dedicated full-dot inversion driver
- Single-sided mounting possible (loaded with slim TCP)

ORDERING INFORMATION


Part Number	Package
μ PD16635N-xxx	TCP (TAB package)

The TCP's external shape is customized. To order your TCP's external shape, please contact a NEC salesperson.

1. BLOCK DIAGRAM




2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



POL	S_{2n-1}	S_{2n}
L	V_0 to V_4	V_5 to V_9
H	V_5 to V_9	V_0 to V_4

S_{2n-1} (odd output), S_{2n} (even output) $n = 1, 2, \dots, 120$

3. PIN CONFIGURATION (μ PD16635N-xxxx)

This figure shows the pin connection, not a TCP package.

4. PIN FUNCTIONS

Pin Symbol	Pin Name	Description
S ₁ to S ₂₄₀	Driver output	The D/A converted 64-gray-scale analog voltage is output.
D ₀₀ to D ₀₅	Display data input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by 6 dots (2 pixels). Dx ₀ : LSB, Dx ₅ : MSB
D ₁₀ to D ₁₅		
D ₂₀ to D ₂₅		
D ₃₁ to D ₃₅		
D ₄₀ to D ₄₅		
D ₅₀ to D ₅₅		
R/L	Shift direction switching input	These refer to the start pulse input/output pins when cascades are connected. The shift directions of the shift registers are as follows. R/L = H: STHR input, S ₁ → S ₂₄₀ , STHL output R/L = L: STHL input, S ₂₄₀ → S ₁ , STHR output
STHR	Right shift start pulse input/output	R/L = H: Becomes the start pulse input pin. R/L = L: Becomes the start pulse output pin.
STHL	Left shift start pulse input/output	R/L = H: Becomes the start pulse output pin. R/L = L: Becomes the start pulse input pin.
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 40th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-stage driver. The initial-stage driver's 40th clock becomes valid as the next-stage driver's start pulse is input. If 42 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	The contents of the data register are transferred to the latch at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	POL = L; The S _{2n-1} output uses V ₀ to V ₄ as the reference supply; and the S _{2n} output uses V ₅ to V ₉ as the reference supply. POL = H; The S _{2n-1} output uses V ₅ to V ₉ as the reference supply; and the S _{2n} output uses V ₀ to V ₄ as the reference supply. S _{2n-1} indicates the odd output; and S _{2n} indicates the even output. Input of the POL signal is allowed the setup time (t _{POL-STB}) with respect to STB's rising edge.
V ₀ to V ₉	γ -corrected power supplies	Input the γ -corrected power supplies from outside. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. V _{DD2} > V ₀ > V ₁ > V ₂ > V ₃ > V ₄ > V ₅ > V ₆ > V ₇ > V ₈ > V ₉ > V _{SS2}
TEST	Test pin	Set it to "OPEN".
V _{DD1}	Logic power supply	3.3 V ± 0.3 V
V _{DD2}	Driver power supply	11.0 V to 13.5 V
V _{SS1}	Logic ground	Grounding
V _{SS2}	Driver ground	Grounding

Cautions

- 1. The power start sequence must be V_{DD1}, logic input, and V_{DD2} & V₀ to V₉ in that order. Reverse this sequence to shut down. (Simultaneous power application to V_{DD2} and V₀ to V₉ is possible.)**
- 2. To stabilize the supply voltage, please be sure to insert a 0.1 μ F bypass capacitor between V_{DD1}-V_{SS1} and V_{DD2}-V_{SS2}. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μ F is also advised between the γ -corrected power supply terminals (V₀, V₁, V₂, ..., V₉) and V_{SS2}.**


5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

This product incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches. The ladder resistors r_0 to r_{62} are so designed that the ratios between the LCD panel's γ -corrected voltages and V_0' to V_{63}' and V_0'' to V_{63}'' are roughly equal; and their respective resistance values are as shown on page 9. Among the 5-by-2 γ -corrected voltages, input gray scale voltages of the same polarity with respect to the common voltage, for the respective five γ -corrected voltages of V_0 to V_4 and V_5 to V_9 . If fine gray scale voltage precision is not necessary, the voltage follower circuit supplied to the γ -corrected power supplies V_1 to V_3 and V_6 to V_8 can be deleted.

Figure 1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ -corrected voltages V_0 to V_9 and the input data. Be sure to maintain the voltage relationships of $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$. Figures 2-1 and 2-2 show the relationship between the input data and the output data. Table 1 shows the resistance values of the resistor strings.

This driver IC is designed for single-sided dot inversion mounting. Therefore, it cannot be used in double-sided mounting.

Figure 1. Relationship Between Input Data and Output Voltage



Resistor Strings

Figure 2-1. Relationship Between Input Data and Output Voltage: $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5$

Data	D_{x6}	D_{x4}	D_{x3}	D_{x2}	D_{x1}	D_{x0}	Output Voltage
00H	0	0	0	0	0	0	V_0'
01H	0	0	0	0	0	1	V_1'
02H	0	0	0	0	1	0	V_2'
03H	0	0	0	0	1	1	V_3'
04H	0	0	0	1	0	0	V_4'
05H	0	0	0	1	0	1	V_5'
06H	0	0	0	1	1	0	V_6'
07H	0	0	0	1	1	1	V_7'
08H	0	0	1	0	0	0	V_8'
09H	0	0	1	0	0	1	V_9'
0AH	0	0	1	0	1	0	V_{10}'
0BH	0	0	1	0	1	1	V_{11}'
0CH	0	0	1	1	0	0	V_{12}'
0DH	0	0	1	1	0	1	V_{13}'
0EH	0	0	1	1	1	0	V_{14}'
0FH	0	0	1	1	1	1	V_{15}'
10H	0	1	0	0	0	0	V_{16}'
11H	0	1	0	0	0	1	V_{17}'
12H	0	1	0	0	1	0	V_{18}'
13H	0	1	0	0	1	1	V_{19}'
14H	0	1	0	1	0	0	V_{20}'
15H	0	1	0	1	0	1	V_{21}'
16H	0	1	0	1	1	0	V_{22}'
17H	0	1	0	1	1	1	V_{23}'
18H	0	1	1	0	0	0	V_{24}'
19H	0	1	1	0	0	1	V_{25}'
1AH	0	1	1	0	1	0	V_{26}'
1BH	0	1	1	0	1	1	V_{27}'
1CH	0	1	1	1	0	0	V_{28}'
1DH	0	1	1	1	0	1	V_{29}'
1EH	0	1	1	1	1	0	V_{30}'
1FH	0	1	1	1	1	1	V_{31}'
20H	1	0	0	0	0	0	V_{32}'
21H	1	0	0	0	0	1	V_{33}'
22H	1	0	0	0	1	0	V_{34}'
23H	1	0	0	0	1	1	V_{35}'
24H	1	0	0	1	0	0	V_{36}'
25H	1	0	0	1	0	1	V_{37}'
26H	1	0	0	1	1	0	V_{38}'
27H	1	0	0	1	1	1	V_{39}'
28H	1	0	1	0	0	0	V_{40}'
29H	1	0	1	0	0	1	V_{41}'
2AH	1	0	1	0	1	0	V_{42}'
2BH	1	0	1	0	1	1	V_{43}'
2CH	1	0	1	1	0	0	V_{44}'
2DH	1	0	1	1	0	1	V_{45}'
2EH	1	0	1	1	1	0	V_{46}'
2FH	1	0	1	1	1	1	V_{47}'
30H	1	1	0	0	0	0	V_{48}'
31H	1	1	0	0	0	1	V_{49}'
32H	1	1	0	0	1	0	V_{50}'
33H	1	1	0	0	1	1	V_{51}'
34H	1	1	0	1	0	0	V_{52}'
35H	1	1	0	1	0	1	V_{53}'
36H	1	1	0	1	1	0	V_{54}'
37H	1	1	0	1	1	1	V_{55}'
38H	1	1	1	0	0	0	V_{56}'
39H	1	1	1	0	0	1	V_{57}'
3AH	1	1	1	0	1	0	V_{58}'
3BH	1	1	1	0	1	1	V_{59}'
3CH	1	1	1	1	0	0	V_{60}'
3DH	1	1	1	1	0	1	V_{61}'
3EH	1	1	1	1	1	0	V_{62}'
3FH	1	1	1	1	1	1	V_{63}'

Data	D_{x6}	D_{x4}	D_{x3}	D_{x2}	D_{x1}	D_{x0}	Output Voltage
30H	1	1	0	0	0	0	V_3
31H	1	1	0	0	0	1	$V_4 + (V_3 - V_4) \times 2300/2500$
32H	1	1	0	0	1	0	$V_4 + (V_3 - V_4) \times 2100/2500$
33H	1	1	0	0	1	1	$V_4 + (V_3 - V_4) \times 1800/2500$
34H	1	1	0	1	0	0	$V_4 + (V_3 - V_4) \times 1500/2500$
35H	1	1	0	1	0	1	$V_4 + (V_3 - V_4) \times 1200/2500$
36H	1	1	0	1	1	0	$V_4 + (V_3 - V_4) \times 900/2500$
37H	1	1	0	1	1	1	$V_4 + (V_3 - V_4) \times 600/2500$
38H	1	1	1	0	0	0	V_4

Caution V_4 and V_5 are interconnected inside the IC by resistors r_{4-5} ($9\text{ k}\Omega$).

7

Resistor Strings

Figure 2-1. Relationship Between Input Data and Output Voltage: $V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$

The circuit diagram illustrates the resistor strings for generating output voltages V_{63}' through V_0'' . The resistors are labeled r_{4-5} (9 kΩ), r_{62} , r_{61} , r_{60} , r_{59} , r_{58} , r_{57} , r_{56} , r_{55} , r_{54} , r_{33} , r_{32} , r_{31} , r_{30} , r_9 , r_8 , r_7 , r_6 , r_5 , r_4 , r_3 , r_2 , r_1 , and r_0 . The output voltages are generated by combining the reference voltage V_9 with the difference between V_8 and V_6 scaled by various factors.

Data	Dx_5	Dx_4	Dx_3	Dx_2	Dx_1	Dx_0	Output Voltage	
00H	0	0	0	0	0	0	V_9''	V_9
01H	0	0	0	0	0	1	V_1'''	$V_9 + (V_8 - V_9) \times 800/5300$
02H	0	0	0	0	1	0	V_2'''	$V_9 + (V_8 - V_9) \times 1600/5300$
03H	0	0	0	0	1	1	V_3'''	$V_9 + (V_8 - V_9) \times 2400/5300$
04H	0	0	0	1	0	0	V_4'''	$V_9 + (V_8 - V_9) \times 3100/5300$
05H	0	0	0	1	0	1	V_5'''	$V_9 + (V_8 - V_9) \times 3800/5300$
06H	0	0	0	1	1	0	V_6'''	$V_9 + (V_8 - V_9) \times 4400/5300$
07H	0	0	0	1	1	1	V_7'''	$V_9 + (V_8 - V_9) \times 4900/5300$
08H	0	0	1	0	0	0	V_8'''	V_8
09H	0	0	1	0	0	1	V_9'''	$V_8 + (V_7 - V_8) \times 400/4000$
0AH	0	0	1	0	1	0	V_{10}'''	$V_8 + (V_7 - V_8) \times 700/4000$
0BH	0	0	1	0	1	1	V_{11}'''	$V_8 + (V_7 - V_8) \times 1000/4000$
0CH	0	0	1	1	0	0	V_{12}'''	$V_8 + (V_7 - V_8) \times 1300/4000$
0DH	0	0	1	1	0	1	V_{13}'''	$V_8 + (V_7 - V_8) \times 1600/4000$
0EH	0	0	1	1	1	0	V_{14}'''	$V_8 + (V_7 - V_8) \times 1800/4000$
0FH	0	0	1	1	1	1	V_{15}'''	$V_8 + (V_7 - V_8) \times 2000/4000$
10H	0	1	0	0	0	0	V_{16}'''	$V_8 + (V_7 - V_8) \times 2200/4000$
11H	0	1	0	0	0	1	V_{17}'''	$V_8 + (V_7 - V_8) \times 2400/4000$
12H	0	1	0	0	1	0	V_{18}'''	$V_8 + (V_7 - V_8) \times 2600/4000$
13H	0	1	0	0	1	1	V_{19}'''	$V_8 + (V_7 - V_8) \times 2700/4000$
14H	0	1	0	1	0	0	V_{20}'''	$V_8 + (V_7 - V_8) \times 2800/4000$
15H	0	1	0	1	0	1	V_{21}'''	$V_8 + (V_7 - V_8) \times 2900/4000$
16H	0	1	0	1	1	0	V_{22}'''	$V_8 + (V_7 - V_8) \times 3000/4000$
17H	0	1	0	1	1	1	V_{23}'''	$V_8 + (V_7 - V_8) \times 3100/4000$
18H	0	1	1	0	0	0	V_{24}'''	$V_8 + (V_7 - V_8) \times 3200/4000$
19H	0	1	1	0	0	1	V_{25}'''	$V_8 + (V_7 - V_8) \times 3300/4000$
1AH	0	1	1	0	1	0	V_{26}'''	$V_8 + (V_7 - V_8) \times 3400/4000$
1BH	0	1	1	0	1	1	V_{27}'''	$V_8 + (V_7 - V_8) \times 3500/4000$
1CH	0	1	1	1	0	0	V_{28}'''	$V_8 + (V_7 - V_8) \times 3600/4000$
1DH	0	1	1	1	0	1	V_{29}'''	$V_8 + (V_7 - V_8) \times 3700/4000$
1EH	0	1	1	1	1	0	V_{30}'''	$V_8 + (V_7 - V_8) \times 3800/4000$
1FH	0	1	1	1	1	1	V_{31}'''	$V_8 + (V_7 - V_8) \times 3900/4000$
20H	1	0	0	0	0	0	V_{32}'''	V_7
21H	1	0	0	0	0	1	V_{33}'''	$V_7 + (V_6 - V_7) \times 100/2700$
22H	1	0	0	0	1	0	V_{34}'''	$V_7 + (V_6 - V_7) \times 200/2700$
23H	1	0	0	0	1	1	V_{35}'''	$V_7 + (V_6 - V_7) \times 300/2700$
24H	1	0	0	1	0	0	V_{36}'''	$V_7 + (V_6 - V_7) \times 400/2700$
25H	1	0	0	1	0	1	V_{37}'''	$V_7 + (V_6 - V_7) \times 500/2700$
26H	1	0	0	1	1	0	V_{38}'''	$V_7 + (V_6 - V_7) \times 600/2700$
27H	1	0	0	1	1	1	V_{39}'''	$V_7 + (V_6 - V_7) \times 700/2700$
28H	1	0	1	0	0	0	V_{40}'''	$V_7 + (V_6 - V_7) \times 800/2700$
29H	1	0	1	0	0	1	V_{41}'''	$V_7 + (V_6 - V_7) \times 900/2700$
2AH	1	0	1	0	1	0	V_{42}'''	$V_7 + (V_6 - V_7) \times 1000/2700$
2BH	1	0	1	0	1	1	V_{43}'''	$V_7 + (V_6 - V_7) \times 1100/2700$
2CH	1	0	1	1	0	0	V_{44}'''	$V_7 + (V_6 - V_7) \times 1200/2700$
2DH	1	0	1	1	0	1	V_{45}'''	$V_7 + (V_6 - V_7) \times 1300/2700$
2EH	1	0	1	1	1	0	V_{46}'''	$V_7 + (V_6 - V_7) \times 1400/2700$
2FH	1	0	1	1	1	1	V_{47}'''	$V_7 + (V_6 - V_7) \times 1500/2700$
30H	1	1	0	0	0	0	V_{48}'''	$V_7 + (V_6 - V_7) \times 1600/2700$
31H	1	1	0	0	0	1	V_{49}'''	$V_7 + (V_6 - V_7) \times 1700/2700$
32H	1	1	0	0	1	0	V_{50}'''	$V_7 + (V_6 - V_7) \times 1800/2700$
33H	1	1	0	0	1	1	V_{51}'''	$V_7 + (V_6 - V_7) \times 1900/2700$
34H	1	1	0	1	0	0	V_{52}'''	$V_7 + (V_6 - V_7) \times 2000/2700$
35H	1	1	0	1	0	1	V_{53}'''	$V_7 + (V_6 - V_7) \times 2100/2700$
36H	1	1	0	1	1	0	V_{54}'''	$V_7 + (V_6 - V_7) \times 2300/2700$
37H	1	1	0	1	1	1	V_{55}'''	$V_7 + (V_6 - V_7) \times 2500/2700$
38H	1	1	1	0	0	0	V_{56}'''	V_6
39H	1	1	1	0	0	1	V_{57}'''	$V_6 + (V_5 - V_6) \times 200/2500$
3AH	1	1	1	0	1	0	V_{58}'''	$V_6 + (V_5 - V_6) \times 400/2500$
3BH	1	1	1	0	1	1	V_{59}'''	$V_6 + (V_5 - V_6) \times 700/2500$
3CH	1	1	1	1	0	0	V_{60}'''	$V_6 + (V_5 - V_6) \times 1000/2500$
3DH	1	1	1	1	0	1	V_{61}'''	$V_6 + (V_5 - V_6) \times 1300/2500$
3EH	1	1	1	1	1	0	V_{62}'''	$V_6 + (V_5 - V_6) \times 1700/2500$
3FH	1	1	1	1	1	1	V_{63}'''	V_5

Caution V_4 and V_5 are interconnected inside the IC by resistors r_{4-5} (9 kΩ).

Ladder Resistance Values (r_0 to r_{32}): Reference Value

Resistor Name	Resistance Value (Ω)	Resistor Name	Resistance Value (Ω)
r_0	800	r_{32}	100
r_1	800	r_{33}	100
r_2	800	r_{34}	100
r_3	700	r_{35}	100
r_4	700	r_{36}	100
r_5	600	r_{37}	100
r_6	500	r_{38}	100
r_7	400	r_{39}	100
r_8	400	r_{40}	100
r_9	300	r_{41}	100
r_{10}	300	r_{42}	100
r_{11}	300	r_{43}	100
r_{12}	300	r_{44}	100
r_{13}	200	r_{45}	100
r_{14}	200	r_{46}	100
r_{15}	200	r_{47}	100
r_{16}	200	r_{48}	100
r_{17}	200	r_{49}	100
r_{18}	100	r_{50}	100
r_{19}	100	r_{51}	100
r_{20}	100	r_{52}	100
r_{21}	100	r_{53}	200
r_{22}	100	r_{54}	200
r_{23}	100	r_{55}	200
r_{24}	100	r_{56}	200
r_{25}	100	r_{57}	200
r_{26}	100	r_{58}	300
r_{27}	100	r_{59}	300
r_{28}	100	r_{60}	300
r_{29}	100	r_{61}	400
r_{30}	100	r_{62}	800
r_{31}	100	Total	14500

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format : 6 bits × 2 RGBs (6 dots)

Input width : 36 bits (2-pixel data)

$R/\bar{L} = H$ (Right shift)

Output	S ₁	S ₂	S ₃	S ₄	S ₅	...	S ₂₃₉	S ₂₄₀
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	D ₄₀ to D ₄₅	...	D ₄₀ to D ₄₅	D ₅₀ to D ₅₅

$R/\bar{L} = L$ (Left shift)


Output	S ₁	S ₂	S ₃	S ₄	S ₅	...	S ₂₃₉	S ₂₄₀
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	D ₄₀ to D ₄₅	...	D ₄₀ to D ₄₅	D ₅₀ to D ₅₅

POL	S _{2n-1}	S _{2n}
L	V ₀ to V ₄	V ₅ to V ₉
H	V ₅ to V ₉	V ₀ to V ₄

S_{2n-1} (Odd output), S_{2n} (Even output) n = 1, 2, ..., 120

7. RELATIONSHIP BETWEEN STB, POL, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB rising edge.



Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V_{DD1}	-0.5 to +6.5	V
Driver Part Supply Voltage	V_{DD2}	-0.5 to +15.0	V
Logic Part Input Voltage	V_{I1}	-0.5 to $V_{DD1} + 0.5$	V
Driver Part Input Voltage	V_{I2}	-0.5 to $V_{DD2} + 0.5$	V
Logic Part Output Voltage	V_{O1}	-0.5 to $V_{DD1} + 0.5$	V
Driver Part Output Voltage	V_{O2}	-0.5 to $V_{DD2} + 0.5$	V
Operating Temperature Range	T_A	-10 to +75	$^\circ\text{C}$
Storage Temperature Range	$T_{stg.}$	-55 to +125	$^\circ\text{C}$

Recommended Operating Range ($T_A = -10$ to $+75^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V_{DD1}	3.0	3.3	3.6	V
Driver Part Supply Voltage	V_{DD2}	11.0	13.0	13.5	V
High-Level Input Voltage	V_{IH}	0.8 V_{DD1}		V_{DD1}	V
Low-Level Input Voltage	V_{IL}	0		0.2 V_{DD1}	V
γ -Corrected Voltage	V_o to V_g	$V_{SS2} + 0.1$		$V_{DD2} - 0.1$	V
Driver Part Output Voltage	V_o	$V_{SS2} + 0.2$		$V_{DD2} - 0.2$	V
Maximum Clock Frequency	$f_{max.}$	33			MHz

Electrical Specifications ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{DD2} = 13.0\text{ V} \pm 0.5\text{ V}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
Input Leak Current	I_L					± 1.0	μA
High-Level Output Voltage	V_{OH}	STHR (STHL), $I_o = 0\text{ mA}$		$V_{DD1} - 0.1$			V
Low-level Output Voltage	V_{OL}	STHR (STHL), $I_o = 0\text{ mA}$				0.1	V
γ -Corrected Supply Current		$V_o - V_g = 10\text{ V}$	V_o, V_g		0.3	0.6	mA
Driver Output Current	I_{VH}	$V_x - V_{OUT} = 6\text{ V}$				-0.3	mA
	I_{VL}	$V_x - V_{OUT} = -6\text{ V}$		0.3			mA

V_x refers to the output voltage of analog output pins S₁ to S₂₄₀.

V_{OUT} refers to the voltage applied to analog output pins S₁ to S₂₄₀.

Electrical Specifications ($T_A = -10$ to $+75$ °C, $V_{DD1} = 3.3$ V ± 0.3 V, $V_{DD2} = 13.0$ V ± 0.5 V, $V_{SS1} = V_{SS2} = 0$ V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Output Voltage Deviation ^{Note 1}	ΔV_o	Input data: 00H to 3FH		± 5	± 20	mV
Average Output Voltage Variation ^{Note 2}	ΔV_{AV}	Input data: 00H to 3FH		± 10		mV
Output Voltage Range	V_o	Input data: 00H to 3FH	0.2		$V_{DD2} - 0.2$	V
Logic Part Dynamic Current Consumption	I_{DD1}	V_{DD1} ; when with no load ^{Notes 3, 4}		1.0	6.0	mA
Driver Part Dynamic Current Consumption	I_{DD2}	V_{DD2} ; when with no load ^{Notes 3, 4}		3.5	9.0	mA

- Notes**
1. The output voltage deviation refers to the voltage difference between adjoining output pins when the display data is the same (within the chip).
 2. The average output voltage variation refers to the average output voltage difference between chips. The average output voltage refers to the average voltage between chips when the display data is the same.
 3. The STB cycle is defined to be 30 μ s at $f_{CLK} = 25$ MHz.
The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
 4. Refers to the current consumption per driver when cascades are connected under the assumption of SVGA single-sided mounting (10 units).



Switching Characteristics ($T_A = -10$ to $+75$ °C, $V_{DD1} = 3.3$ V ± 0.3 V, $V_{DD2} = 13.0$ V ± 0.5 V, $V_{SS1} = V_{SS2} = 0$ V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t_{PLH1}	$C_L = 25$ pF		10	15	ns
Driver Output Delay Time 1	t_{PHL2}	$C_L = 50$ pF, $R = 50$ k Ω		7	11	μ s
Driver Output Delay Time 2	t_{PHL3}	$C_L = 50$ pF, $R = 50$ k Ω		13	17	μ s
Driver Output Delay Time 3	t_{PLH2}	$C_L = 50$ pF, $R = 50$ k Ω		7	11	μ s
Driver Output Delay Time 4	t_{PLH3}	$C_L = 50$ pF, $R = 50$ k Ω		13	17	μ s
Input Capacitance 1	C_1	STHR, STHL excluded $T_A = 25$ °C		5	15	pF
Input Capacitance 2	C_2	STHR, STHL $T_A = 25$ °C		5	15	pF


Conditions Required for Timing

(TA = -10 to +75 °C, VDD1 = 3.3 V ±0.3 V, VSS1 = VSS2 = 0 V, tr = tf = 8.0 ns)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PW _{CLK}		30			ns
Clock Pulse Low Period	PW _{CLK(L)}		6			ns
Clock Pulse High Period	PW _{CLK(H)}		6			ns
Data Setup Time	t _{SETUP1}		6			ns
Data Hold Time	t _{HOLD1}		6			ns
Start Pulse Setup Time	t _{SETUP2}		6			ns
Start Pulse Hold Time	t _{HOLD2}		6			ns
Start Pulse Low Period	t _{SPL}		6			ns
STB Pulse Width	PW _{STB}		1			μ s
Data Invalid Period	t _{INV}		1			CLK
Final Data Timing	t _{LDT}		2			CLK
CLK-STB Time	t _{CLK-STB}	CLK $\uparrow \rightarrow$ STB \downarrow	6			ns
STB-CLK Time	t _{STB-CLK}	STB $\downarrow \rightarrow$ CLK \uparrow	6			ns
Time Between STB and Start Pulse	t _{STB-STH}	STB $\downarrow \rightarrow$ STHR \uparrow	60			ns
POL-STB Time	t _{POL-STB}	POL \uparrow or $\downarrow \rightarrow$ STB \uparrow	-5			ns
STB-POL Time	t _{STB-POL}	STB $\downarrow \rightarrow$ POL \uparrow or \downarrow	6			ns

Switching Characteristics Waveform ($R/L = H$)In (): $R/L = L$ Unless otherwise specified, the input level is defined to be 0.5 V_{DD1} .**(1) Initial-Level Driver's Input/Output Waveform****(2) Second- to Final-Level Drivers's Input/Output Timing**

(3) Driver Output Timing



V_x refers to the final output voltage. **t_{PLH2}** and **t_{PHL2}** refer to the time required to reach an output precision level of 10 % (0.1 **V_x**); and **t_{PLH3}** and **t_{PHL3}** refer to the time required to reach an output precision level of 6 bits.

RECOMMENDED CONDITIONS FOR INSTALLATION

This product should be installed under the following recommended conditions. Consult one of our sales representatives for installation under conditions other than those recommended.

Installation condition	Installation method	Condition
Thermocompression bonding	Soldering	Heat with heating tool at 300 °C to 350 °C under pressure of 100 g (per pin) for 2 to 3 seconds
	ACF (sheet-type adhesive agent)	Temporary adhesion at 70 °C to 100 °C under pressure of 3 to 8 kg/cm ² for 3 to 5 seconds Permanent adhesion at 165 °C to 180 °C under pressure of 25 to 45 kg/cm ² for 30 to 40 seconds (when aeolotropic conductive film SUMIZAC1003 from Sumitomo Bakelite Co., Ltd. is used)

Caution For installation conditions for the ACF part, contact the ACF manufacturer beforehand. Do not mix different installation methods.

REFERENCE

Document name	Document No.
NEC semiconductor device reliability/quality control system	IEI-1212
Quality grade on NEC semiconductor devices	C11531E
Semiconductor device package manual	IEI-1213
Guide to quality assurance for semiconductor devices	MEI-1202
Semiconductor selection guide	X10679E