

an Intel company

2.5 Gbit/s Clock and Data Recovery GD16546B

General Description

The GD16546B is a high performance monolithic integrated *Clock and Data Recovery* (CDR) device applicable for optical communication systems including:

- ◆ SDH STM-16
- ♦ SONET OC-48

The CDR contains all circuits needed for reliable acquisition and lock of the VCO phase to the incoming data-stream.

The electrical input sensitivity is better than 8 mV (BER <10⁻¹⁰). Optical receivers with sensitivity better than -34 dBm have been obtained without optical pre-amplifiers.

The device meets all ITU-T jitter requirements when used with the recommended loop filter (jitter tolerance, -transfer and -generation).

The 2.5 GHz output clock is maintained within 500 ppm tolerance even in absence of data.

The GD16546B is available in a 48 lead 7 × 7 mm TQFP power enhanced plastic package.

Limiter DIREFN 🗅 Bang DINE 🕁 ско ☐ CKON Bang фро Phase DIREF 🗀 -WV -₫ don Detector **M**UX RESET REFCK Phase ₫ тск REFCKN requency SELTCK Detector Charge Pump UDDA Lock SEL1 Detect SEL2 IT LOCK PCTL VCTL

Features

- Clock and Data Recovery covering 2.3 Gbit/s to 2.7 Gbit/s.
- SDH STM-16, SONET OC-48 compatible.
- Differential Data inputs with 8 mV sensitivity.
- Differential CML Data and Clock outputs.
- Acquisition time: < 500 μs.
- Few external passive components needed.
- 50 Ω Loop-Through data inputs for higher sensitivity.
- Single supply operation.
- Power dissipation: 1 W.
- Available in a 48 lead 7 × 7 mm TQFP plastic package.

Applications

- Clock and Data Recovery for optical communication systems including:
 - SDH STM-16
 - SONET OC-48

Functional Details

The main application of the GD16546B is as a receiver for:

- ◆ SDH STM-16
- SONET OC-48 optical communication systems.

It integrates:

- a Voltage Controlled Oscillator (VCO)
- a Lock Detect Circuit
- a Frequency Detector (PFD)
- a Bang-Bang Phase Detector

into a *Phase Locked Loop* (PLL) - based clock and data recovery circuit with differential CML data and clock outputs.

VCO

The VCO is a low noise LC-type differential oscillator with a tuning range from 2.3 to 2.7 GHz. Tuning is done by applying a voltage to the VCTL pin.

Lock Detect Circuit

The lock detect circuit continuously monitors the difference between the reference clock and the divided VCO clock. If the reference clock and the divided VCO frequency differs by more than 500 ppm (or 2000 ppm, selectable), it switches the PFD into the PLL in order to pull the VCO back inside the lock-in range. This mode is called **the acquisition mode**.

The PFD is used to ensure predictable lock up conditions for the GD16546B by locking the VCO to an external reference clock source. It is only used during acquisition and pulls the VCO into the lock range where the Bang-Bang phase detector is capable of acquiring lock. The PFD is made with digital set/reset cells giving it a true phase and frequency characteristic.

Once the VCO is inside the lock-range the lock-detection circuit switches the Bang-Bang phase detector into the PLL in order to lock to the data signal. This mode is called **CDR mode**.

The reference clock input, REFCK, to the PFD is at 1/64 of the data rate.

Bang-Bang Phase Detector

The Bang-Bang phase detector is used in **CDR mode** as a true digital type detector, producing a binary output. It samples the incoming data twice each bit period: once in the transition of the (previous) bit period and once in the middle of the bit period. When a transition occurs between 2 consecutive bits - the value of the sample in the transition between the bits will show whether the

VCO clock leads or lags the data. Hence the PLL is controlled by the bit transition point, thereby ensuring that data is sampled in the middle of the eye, once the system is in CDR mode. The external loop filter components control the characteristics of the PLL.

The binary output of either the PFD or the Bang-Bang phase detector (depending of the mode of the lock-detection circuit) is fed to a charge pump capable of sinking or sourcing current or tristating. The output of the charge pump is filtered through the loop filter and controls the tune-voltage of the VCO.

As a result of the continuous monitoring lock-detect circuit the VCO frequency never deviates more than 500 ppm (2000 ppm) from the reference clock before the PLL is considered to be 'Out of Lock'. Hence the acquisition time is predictable and short and the output clock CKOUT is always kept within the 500 ppm (2000 ppm) limits, ensuring safe clocking of down stream circuitry.

The LOCK Signal

The status of the lock-detection circuit is given by the LOCK signal. In CDR mode LOCK is steady high. In acquisition mode LOCK is alternating indicating the continuous shifts between the Bang-Bang Detector (high) and the PFD (low).

The LOCK output may be used to generate Loss Of Signal (LOS). The time for LOCK to assert is predictable and short, equal to the time to go into lock, but the time for LOCK to de-assert must be considered. When the line is down (i.e. no information received) the optical receiver circuit may produce random noise. It is possible that this random noise will keep the GD16546B within the 500 ppm (2000 ppm) range of the line frequency, hence LOCK will remain asserted for a non-deterministic time. This may be prevented by injecting a small current at the loop filter node, which actively pulls the PLL out of the lock range when the output of the phase detector acts randomly.

The negligible penalty paid is a static phase error on the sampling time in the decision gate. However, due to the nature of the phase detector the error will be small (few degrees), forcing the loop to be at one edge of the error-function shaped transfer characteristic of the detector.

Inputs

The input amplifier (pins DI / DIN) is designed as a limiting amplifier with a sensitivity better than 8 mV (differential).

The inputs may be either AC or DC coupled. In both cases input termination is made through pins DIREF / DIREFN. If the inputs are AC coupled the amplifier features an internal offset cancelling DC feedback. Notice that the offset cancellation will only work when the input is differential and AC-coupled as shown in the Figures on page 3.

Following the CDR block the data is output together with a 2.5 GHz clock. The data and clock outputs are differential CML outputs with on-chip 100 Ω back terminations. The outputs can externally be either AC- or DC-coupled.

Package

The GD16546B is provided in a 48 lead power enhanced TQFP package.




Figure 1. DC Coupled Input (Ignoring internal offset compensation)




Figure 2. AC Coupled Input (Using internal offset compensation)




Figure 4. DC Coupled Outputs





Figure 5. AC Coupled Outputs



Pin List

Mnemonic:	Pin No.:	Pin Type:	Description:			
DO, DON	31, 32	CML OUT	Data output, differential 2.5 Gbit/s, with internal back termination			
REFCK, REFCKN	18 19	ECL IN	Differential 38 MHz reference clock input.			
SEL1, SEL2	16, 15	ECL IN	Clock and Data recovery set-up. SEL1 SEL2 0 0 Auto lock, 500 ppm. 0 1 Auto Lock, 2000 ppm. 1 0 Manual Phase Freq. detector PFC. 1 1 Manual Bang-Bang phase detector.			
DI, DIN	8, 6	Data IN	Differential AC or DC coupled 2.5 Gbit/s Data input. Pins DI/DIN may be swapped with pins DIREF/DIREFN respectively.			
DIREF, DIREFN	9 5	Termination	Termination for DI and DIN. Normally terminated to VDD through 47 nF. For DC connected inputs connect to reference voltage.			
CKO, CKON	29, 28	CML OUT	Clock output, differential 2.5 GHz, with internal back termination.			
LOCK	22	CML OUT	Lock-detect output. When low, the divided VCO frequency deviates more than 500/2000 ppm from REFCK / REFCKN.			
PCTL	42	Analog OUT	Charge pump control.			
VCTL	46	Analog IN	VCO voltage control input.			
RESET	21	ECL IN	Not needed on power up. Connect to VEE. Only used for test purposes.			
TCK	38	ECL IN	Leave open for normal operation. Only used at DC test.			
SELTCK	35	ECL IN	Test-clock select. Connect to VDD for normal operation. Only used for test purposes.			
VDD	1, 7, 12, 13, 24, 25, 27, 30, 33, 36, 37, 48	PWR	Positive supply voltage.			
VDDA	44, 47	PWR	Positive supply voltage for PLL section.			
VDDL	4, 11	PWR	Positive supply voltage.			
VEE	2, 10, 14, 17, 26, 34, 39, 43, 45	PWR	Negative supply voltage.			
NC	3, 20, 23, 40, 41	NC	Not Connected.			
Heat sink			Floating potential.			




Figure 6. 48 Lead TQFP, Top View

Maximum Ratings

These are the limits beyond which the component may be damaged. All voltages in the table are referred to VDD.

All currents in the table are defined positive out of the pin.

Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT.:
V _{EE} , V _{EEA}	Supply voltage		-6		0	V
V ₀ MAX	Output voltage		V _{EE} - 0.5		0.5	V
I ₀ MAX, CML	Output current				16	mA
I ₀ MAX, PCTL	Output current				0.5	mA
V, MAX	Input voltage		V _{EE} - 0.5		0.5	V
I, MAX	Input current		-1.0		1.0	mA
T_0	Operating temperature	Junction	-55		125	°C
Ts	Storage temperature		-65		150	°C

DC Characteristics

 $\rm T_{CASE}$ = -5 °C to 95 °C, $\rm \textit{V}_{\it EE}$ = -4.5 V to -5.5 V. All voltages in the table are referred to VDD.

All input signal and power currents in the table are defined positive into the pin.

All output signal currents are defined positive out of the pin.

Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT.:
V _{EE}	Supply voltage		-5.5	-5.0	-4.5	V
I _{EE}	Supply current	Note 1		200		mA
V _{diff} DI/DIN	Data input sensitivity, differential/single-ended	Note 2, 5		5	8	mV
V _{diff} max, DI/DIN	Maximum input voltage, differential	Note 7			500	mV
V _{CM} DI/DIN	Data common mode	Note 6	-2	-1.3	-1	V
V _{IH} ECL	ECL input high voltage	Note 1	-1.1		0	V
V _{IL} ECL	ECL input low voltage	Note 1	V _{EE}		-1.5	V
I _{IH} ECL	ECL input high current	V _i = -1.1 V			30	μΑ
I _{IL} ECL	ECL input low current	V ₁ = -1.5 V			30	μΑ
V, VCTL	VCO control voltage	<i>I_{VCTL}</i> <30 μA	V _{EE}		-1	V
$V_{\rm O}$ CKO/CKON, $V_{\rm O}$ DO/DON	CML output voltage swing	Note 3	500	600		mV
V _{OH} CML	CML output high voltage	Note 3	-50		50	mV
V _{OL} CML	CML output low voltage	Note 3	-800	-600	-500	mV
V _O LOCK	CML output voltage swing	Note 8	500	600		mV
I _{OH} PCTL	Source current	Note 4		100		μΑ
I _{OL} PCTL	Sink current	Note 4		100		μΑ

Note 1:

Note 2:


 V_{EE} = -5.0 V AC-coupled, p-p voltage for differential coupling, BER 10 ⁻¹⁰. Data eye diagram in accordance with ITU G.957, 2²³ - 1 PRBS, terminated via loop through 50 Ω.

 $R_L = 50 \Omega$ to V_{DD} on both outputs. Note 3:

Note 4: Output terminated to -2.5 V during test.

Note 5: $V_{\text{diff}} = |V_P - V_N|$


Note 6:



Note 7: AC coupled input, p-p voltage.

Note 8: $R_L = 560 \Omega$ to V_{DD} .

 T_{CASE} = -5 °C to 95 °C, V_{EE} = -4.5 V to -5.5 V.




Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT.:
J TOL	Jitter tolerance	2 Hz < f < 100 kHz	1.5	>2		UI _{p-p}
	Note 1. See Figure 7	1 MHz < f < 5 MHz	0.15	>0.35		Note 2
J TRF	Jitter transfer	12 kHz < f < 2 MHz		0.08	0.1	dB
	Note 1. See Figure 8					
J _{OUT}	Output clock intrinsic jitter	5 kHz < f < 1 MHz			0.125	UI _{p-p}
	Note 1	1 MHz < f < 20 MHz			0.05	UI _{p-p}
						Note 2
T_A	Acquisition time	2 ²³ – 1 PRBS		50	500	μS
L _{CID}	Consecutive identical bits	# of bits with no transition	400	1000		bits
Dc	Input data / REFCK frequency deviation	Note 3	-200		200	ppm
F _{VCO}	VCO tuning range		2.3		2.7	GHz
C _{DUTY} , REFCK	REFCK clock duty cycle	Vthr = -1.3 V	40		60	%
C _{DUTY} , CKO	Output clock duty cycle	Vthr = -1.3 V, 50 Ω to -2.0 V	45		55	%
C _{DUTY} , DO	Output data duty cycle	Note 4	45		55	%
T_R/T_F , CKO	Clock CML output rise/fall time	20 - 80%, Note 4			130	ps
T_R/T_F , DO	Data CML output rise/fall time	20 - 80%, Note 4			120	ps
T _{D,} DO	Data output from CKO	See figure above	0	25	50	ps


Note 1: Jitter parameters acquired at V_{EE} = 5.0 V \pm 5 %, R = 33 Ω , and C = 2.2 μ F. When shifting the V_{EE} range and tolerance, R and C values should be changed to accommodate changed loop gain parameters.

Note 2: 1 UI $_{p-p}$ = 402 ps.

Note 3: Maximum allowable deviation between reference clock and divided VCO clock when locked to data.

Note 4: $R_L = 50 \Omega$ to V_{DD} on both outputs.








Figure 8. Jitter Transfer, Typical

Package Outline




Figure 9. 48 Lead TQFP, Power Enchanced (All Dimensions are in mm).

External References

ITU-T G.825 (03/93) Control of Jitter and Wander within digital networks based on SDH

ITU-T G.957 (07/95) Optical interfaces for equip. and systems relating to SDH

ITU-T G.958 (11/94) Digital line systems based on SDH for use on optical fibre cables

Device Marking



Figure 10. Device Marking

Ordering Information

To order, please specify as shown below:

Product Name:	Intel Order Number:	Package Type:	Case Temperature Range:	Option (Wide Temp. Range):
GD16546B-48BA	FAGD16546B48BA MM#: 836067	48 lead TQFP, EDQUAD	-595 °C	-4085 °C

Note: If extended temperature range (-40..85 °C) is required, the purchase order must include the temperature specification.



an Intel company

Mileparken 22, DK-2740 Skovlunde

Denmark

Phone : +45 7010 1062 Fax : +45 7010 1063 E-mail : <u>sales@giga.dk</u>

Web site: http://www.intel.com/ixa

Please check our Internet web site for latest version of this data sheet.

The information herein is assumed to be reliable. GIGA assumes no responsibility for the use of this information, and all such information shall be at the users own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. GIGA does not authorise or warrant any GIGA Product for use in life support devices and/or systems.

Distributor:

GD16546B, Data Sheet Rev.: 10 - Date: 31 July 2001

Copyright © 2001 GIGA ApS An Intel company All rights reserved