


DESCRIPTION:

The DPS41288 is a one megabit Static Random Access Memory (SRAM), complete with memory interface logic and on-board capacitor, organized as 128K X 8 bits.

The DPS41288 is ideally suited for high performance applications where either fast access time or low power consumption is required.



FEATURES:

- Fast Access Times:
35, 45, 55, 70, 85, 100, 120, 150, 170ns (max.)
- Fully Static Operation; No Clock or Refresh Required
- TTL Compatible
- Common Data Input and Output
- Low Data Retention Voltage: 2.0V min.
- Single +5V Power Supply, ±10% Tolerance
- JEDEC Standard 32-Pin Side Brazed DIP Package
- Military Version Available with Devices Fully Compliant to MIL -STD-883C



4

PIN NAMES	
A0 - A16	Address Inputs
I/O0 - I/O7	Data In/Out
\overline{CE}	Chip Enable
\overline{WE}	Write Enable
\overline{OE}	Output Enable
V _{DD}	Power (+5V)
V _{SS}	Ground
N.C.	No Connect



DPS41288-35, -45, -55, -70, -85, -100 DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-20	+20	-20	+20	-20	+20	μA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , CE or OE = V _{IH} , or WE = V _{IL}	-40	+40	-40	+40	-40	+40	μA
I _{CC1}	Active Supply Current	CE = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA Cycle = 0		115		120		135	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA,		160		180		180	mA
I _{SB1}	Full Standby Supply Current (CMOS)	CE = V _{IN} ≥ V _{DD} - 0.2V, or V _{IN} ≤ GND + 0.2V, Cycle = 0		10		10		10	mA
I _{SB2}	Standby Current (TTL)	CE = V _{IH} , Cycle = min.		25		40		40	mA
I _{CCDR2}	Data Retention Supply Current	V _{DR} = 2V		1.25		1.45		2.45	mA
I _{CCDR3}	Data Retention Supply Current	V _{DR} = 3V		1.45		1.65		3.25	mA
V _{OL}	Output Low Voltage	I _{OUT} = 2.1mA		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -1.0mA	2.4		2.4		2.4		V

DPS41288-120, -150, -170 DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-10	+10	-10	+10	-10	+10	μA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , CE or OE = V _{IH} , or WE = V _{IL}	-10	+10	-10	+10	-10	+10	μA
I _{CC1}	Active Supply Current	CE = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA, Cycle = 0		55		55		55	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA		70		75		80	mA
I _{SB1}	Full Standby Supply Current (CMOS)	CE = V _{IN} ≥ V _{DD} - 0.2V, or V _{IN} ≤ GND + 0.2V, Cycle = 0		0.45		0.85		1.25	mA
I _{SB2}	Standby Current (TTL)	CE = V _{IH} , Cycle = min.		13		13		13	mA
I _{CCDR2}	Data Retention Supply Current	V _{DR} = 2V		160		200		840	μA
I _{CCDR3}	Data Retention Supply Current	V _{DR} = 3V		200		240		1000	μA
V _{OL}	Output Low Voltage	I _{OUT} = 2.1mA		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -1.0mA	2.4		2.4		2.4		V

DATA RETENTION CHARACTERISTICS						
Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V _{DR}	Data Retention Voltage	CE ≥ V _{DD} - 0.2V	2.0	5.0	5.5	V
t _{CDR}	Chip Disable to Data Retention Time		0			ns
t _r	Recovery Time	t _{rc} = Read Cycle Timing	t _{rc}			ns

RECOMMENDED OPERATING RANGE ¹					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V

DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -1.0mA	2.4	-	V
V _{OL}	LOW Voltage	I _{OL} = 2.1mA	-	0.4	V

ABSOLUTE MAXIMUM RATINGS ³			
Symbol	Parameter	Value	Unit
T _{STC}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ¹	-0.5 to +7.0	V
V _{I/O}	Input/Output Voltage ¹	-0.5 to V _{DD} + 0.5	V


CAPACITANCE ⁴ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	45	pF	V _{IN} = 0V
C _{CE}	Chip Enable	20		
C _{WE}	Write Enable	45		
C _{OE}	Output Enable	40		
C _{I/O}	Data Input/Output	50		

TRUTH TABLE					
Mode	CE	WE	OE	I/O Pin	Supply Current
Not Selected	H	X	X	HIGH-Z	Standby
Dout Disable	L	H	H	HIGH-Z	Active
Read	L	H	L	D _{OUT}	Active
Write	L	L	X	D _{IN}	Active

H=HIGH

L=LOW

X=Don't




AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns*
Input Timing Reference Levels	1.5V

* Transition measured from 0.8V and 2.2V.

AC TEST CONDITIONS		
Load	C _L	Parameters Measured
1	100pF	except t _{CLZ} , t _{CHZ} , t _{WHZ} , t _{WLZ} , t _{OLZ} and t _{OHZ}
2	5pF	t _{CLZ} , t _{CHZ} , t _{WHZ} , t _{WLZ} , t _{OLZ} and t _{OHZ}

Figure 1. Output Load




** Including Probe and Jig Capacitance.




AC OPERATING CONDITIONS AND CHARACTERISTICS													
READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	-35		-45		-55		-70		-85		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	35		45		55		70		85	ns	
2	t _{AA}	Address Access Time		35		45		55		70		85	ns
3	t _{CO}	Chip Enable to Output Valid		35		45		55		70		85	ns
4	t _{OV}	Output Enable to Output Valid		20		25		35		40		50	ns
5	t _{OH}	Output Hold from Address Change	3		3		3		3		5		ns
6	t _{CLZ}	Chip Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		5		ns
7	t _{OLZ}	Output Enable to Output in LOW-Z ^{4, 6}	0		5		5		5		5		ns
8	t _{CHZ}	Chip Enable to Output in HIGH-Z ^{4, 6}		15		20		25		30		35	ns
9	t _{OHZ}	Output Enable to Output in HIGH-Z ^{4, 6}		15		20		25		30		35	ns
10	t _{OC}	Output Hold from Chip Enable		10		10		10		10		10	ns
WRITE CYCLE: Over operating ranges ⁷													
11	t _{WC}	Write Cycle Time	35		45		55		70		85		ns
12	t _{AW}	Address Valid to End of Write	30		40		50		65		75		ns
13	t _{CW}	Chip Enable to End of Write	30		40		50		65		75		ns
14	t _{DW}	Data Valid to End of Write	20		20		20		25		30		ns
15	t _{DH}	Data Hold Time	3		0		0		0		0		ns
16	t _{WP}	Write Pulse Width	30		30		35		40		45		ns
17	t _{AS}	Address Set-up Time *	0		0		0		0		0		ns
18	t _{AH}	Address Hold Time	0		5		5		5		5		ns
19	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 6}		15		15		20		25		30	ns
20	t _{WLZ}	Write Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		5		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS													
READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	-100		-120		-150		-170		Unit		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
1	t _{RC}	Read Cycle Time	100		120		150		170		ns		
2	t _{AA}	Address Access Time		100		120		150		170		ns	
3	t _{CO}	Chip Enable to Output Valid		100		120		150		170		ns	
4	t _{OV}	Output Enable to Output Valid		60		60		70		75		ns	
5	t _{OH}	Output Hold from Address Change	10		10		10		10		10		ns
6	t _{CLZ}	Chip Enable to Output in LOW-Z ^{4, 6}	10		10		10		10		10		ns
7	t _{OLZ}	Output Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		5		ns
8	t _{CHZ}	Chip Enable to Output in HIGH-Z ^{4, 6}		45		50		55		65		ns	
9	t _{OHZ}	Output Enable to Output in HIGH-Z ^{4, 6}		35		40		50		60		ns	
10	t _{OC}	Output Hold from Chip Enable	0		0		0		0		0		ns
WRITE CYCLE: Over operating ranges ⁷													
11	t _{WC}	Write Cycle Time	100		120		150		170		ns		
12	t _{AW}	Address Valid to End of Write	90		100		120		140		ns		
13	t _{CW}	Chip Enable to End of Write	90		100		120		140		ns		
14	t _{DW}	Data Valid to End of Write	40		50		60		70		ns		
15	t _{DH}	Data Hold Time	0		0		0		0		0		ns
16	t _{WP}	Write Pulse Width	65		75		80		100		ns		
17	t _{AS}	Address Set-up Time *	0		0		0		0		0		ns
18	t _{AH}	Address Hold Time	5		5		5		5		5		ns
19	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 6}		30		35		40		50		ns	
20	t _{WLZ}	Write Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		5		ns


* Valid for both Read and Write Cycles.





NOTES:

1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of ± 500 mV from steady state voltage.
6. When \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when \overline{WE} is LOW.




ORDERING INFORMATION

<u>DP</u>	<u>S41288</u>	-	<u>XXX</u>	<u>X</u>			
<u>PREFIX</u>	<u>DEVICE TYPE</u>		<u>SPEED</u>	<u>GRADE</u>	C	COMMERCIAL	0°C to +70°C
					I	INDUSTRIAL	-40°C to +85°C
					M	MILITARY	-55°C to +125°C
					B*	MIL-PROCESSED	-55°C to +125°C
					35	35ns	
					45	45ns	
					55	55ns	
					70	70ns	
					85	85ns	
					100	100ns	
					120	120ns	
					150	150ns	
					170	170ns	
							128KX8 CMOS SRAM 32-PIN CERAMIC DIP

* B grade modules are constructed with 883 devices.

MECHANICAL DRAWING



Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428
 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772