REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED

REV																				
SHEET																				
REV																				
SHEET	15																			

REV STATUS OF SHEETS	REV														
	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14

PMIC N/A

STANDARD MICROCIRCUIT DRAWING

THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE

AMSC N/A

PREPARED BY
Sandra Rooney

CHECKED BY
Sandra Rooney

APPROVED BY
Michael A. Frye

DRAWING APPROVAL DATE
95-02-08

REVISION LEVEL

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

MICROCIRCUIT, LINEAR, 16-BIT, 50KHZ ANALOG TO DIGITAL CONVERTER, MONOLITHIC SILICON

SIZE	CAGE CODE	5962-94690
A	67268	

SHEET 1 OF 15

DESC FORM 193
JUL 94

5962-E332-94

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

9004708 0009064 847

1. SCOPE

1.1 Scope. This drawing forms a part of a one part - one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 RHA designator. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	CS5336-T	16-bit, 50 kHz Stereo Analog to Digital Converter

1.2.3 Device class designator. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
M	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
Q or V	Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
X	GDIP1-T28 or CDIP2-T28	28	Dual-in-Line

1.2.5 Lead finish. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings. 1/

Positive digital supply voltage range (V_D+)	-0.3 V dc to +6.0 V dc 2/
Positive Logic supply voltage range (V_L+)	-0.3 V dc to +6.0 V dc 2/
Positive analog supply voltage range (V_A+)	-0.3 V dc to +6.0 V dc
Negative analog supply voltage range (V_A-)	+0.3 V dc to -6.0 V dc
Input current, any pin except supplies	±10 mA
Analog input voltage range (A_{IN} and ZERO pins)	(V_A-) - 0.3 V dc to (V_A+) + 0.3 V dc
Digital input voltage range	-0.3 V dc to (V_D+) + 0.3 V dc
Storage temperature range	-65°C to +150°C
Lead temperature (soldering 10 seconds)	+260°C
Junction temperature (T_J)	+160°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Thermal resistance, junction-to-ambient (θ_{JA})	+43°C/W
Power dissipation	813 mW

1.4 Recommended operating conditions. 3/

Ambient operating temperature range (T_A)	-55°C to +125°C
Positive digital supply voltage range (V_D+)	+4.75 V dc to V_A+ 2/
Positive Logic supply voltage range (V_L+)	+4.75 V dc to V_A+ 2/
Positive analog supply voltage range (V_A+)	+4.75 V dc to +5.25 V dc
Negative analog supply voltage range (V_A-)	-4.75 V dc to -5.25 V dc
Analog input voltage range	-3.68 V dc to +3.68 V dc

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, bulletin, and handbook. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.
MIL-STD-973 - Configuration Management.
MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
2/ In addition, VL+ must not be greater than (VA+) + 0.3 V dc.
3/ All voltages referenced to AGND, DGND, and LGND = 0 V dc.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified in figure 1.

3.2.4 Block or logic diagram(s). The block diagram shall be as specified in figure 2.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.

3.5.1 Certification/compliance mark. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.

3.6 Certificate of compliance. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 Verification and review for device class M. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 81 (see MIL-I-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55°C \le T_A \le +125°C$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Resolution for which no missing codes is guaranteed	RES	1/ 2/	4, 5, 6	01	16		Bits
Dynamic Range		1/	4, 5, 6	01	84		dB
Signal-to-(Noise + Distortion)	S/(N+D)	1/	4, 5, 6	01	82		dB
Total Harmonic Distortion	THD	1/	4, 5, 6	01	0.013		%
Interchannel Isolation		dc → 20 kHz 1/	4, 5, 6	01	83		dB
Interchannel Gain Mismatch		1/	4, 5, 6	01		0.1	dB
Gain Error	AE	1/	4, 5, 6	01		±6	%
Bipolar Offset Error	BP_{OE}	1/, 3/	4, 5, 6	01		±65	LSB
Input Voltage Range	VIN	1/	4, 5, 6	01		±3.5	V
Positive Analog supply current	IA+	1/ Normal Operation	1, 2, 3	01		35	mA
		1/ Power-Down Mode				50	µA
Negative Analog supply current	IA-	1/ Normal Operation	1, 2, 3	01		-35	mA
		1/ Power-Down Mode				-50	µA
Positive Digital supply current	ID+	1/ Normal Operation	1, 2, 3	01		50	mA
		1/ Power-Down Mode				400	µA
Digital Input Voltage	V_{IH}	High-Level	1, 2, 3	01	70%VD+		V
	V_{IL}	Low-level				30%VD+	
Digital Output Voltage	V_{OH}	High-Level at -20 µA	1, 2, 3	01	4.4		V
	V_{OL}	Low-level at +20 µA				0.1	

See footnotes at the end of table I.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55°C \le T_A \le +125°C$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
ICLKD Period	t_{CLKW1}	CMODE low 4/, 5/ See figure 3	9, 10, 11	01	78	3906	ns
	t_{CLKW2}	CMODE high 5/ See figure 4			52	2604	
ICLKD Low	t_{CLKL1}	CMODE low 5/ See figure 3	9, 10, 11	01	31		ns
	t_{CLKL2}	CMODE high 5/ See figure 4			20		
ICLKD High	t_{CLKH1}	CMODE low 5/ See figure 3	9, 10, 11	01	31		ns
	t_{CLKH2}	CMODE high 5/ See figure 4			20		
ICLKD rising to OCLKD rising	t_{IO1}	CMODE low 5/ See figure 3	9, 10, 11	01	5	40	ns
ICLKD rising or falling to OCLKD rising	t_{IO2}	CMODE high 5/, 6/ See figure 4	9, 10, 11	01	5	45	ns
ICLKD rising to L/$\overline{R}$ edge	t_{ILR1}	5/ CMODE low, MASTER mode See figure 3	9, 10, 11	01	5	50	ns
ICLKD rising to FSYNC edge	t_{IFS1}	5/ CMODE low, MASTER mode See figure 3	9, 10, 11	01	5	50	ns
ICLKD rising to SCLK edge	t_{ISCLK1}	5/ CMODE low, MASTER mode See figure 3	9, 10, 11	01	5	50	ns
ICLKD falling to L/$\overline{R}$ edge	t_{ILR2}	5/ CMODE high, MASTER mode See figure 4	9, 10, 11	01	5	50	ns
ICLKD falling to FSYNC edge	t_{IFS2}	5/ CMODE high, MASTER mode See figure 4	9, 10, 11	01	5	50	ns
ICLKD falling to SCLK edge	t_{ISCLK2}	5/ CMODE high, MASTER mode See figure 4	9, 10, 11	01	5	50	ns
SCLK rising to SDATA valid	t_{SDO}	MASTER mode 5/ See figure 5	9, 10, 11	01	0	50	ns
	t_{DSS}	SLAVE mode 5/ See figure 6				50	
SCLK duty cycle		MASTER mode 5/	9, 10, 11	01	40	60	%

See footnotes at the end of table I.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55°C \le T_A \le +125°C$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
SCLK rising to L/$\overline{R}$	t_{MSLR}	MASTER mode 5/ See figure 5	9, 10, 11	01	-20	20	ns
SCLK rising to FSYNC	t_{MSFS}	MASTER mode 5/ See figure 5	9, 10, 11	01	-20	20	ns
SCLK Period	t_{SCLKW}	SLAVE mode 5/ See figure 6	9, 10, 11	01	155		ns
SCLK Pulse Width Low	t_{SCLKL}	SLAVE mode 5/ See figure 6	9, 10, 11	01	60		ns
SCLK Pulse Width High	t_{SCLKH}	SLAVE mode 5/ See figure 6	9, 10, 11	01	60		ns
L/$\overline{R}$ edge to MSB valid	t_{LRDSS}	SLAVE mode 5/ See figure 6	9, 10, 11	01		50	ns
Falling SCLK to L/$\overline{R}$ edge delay	t_{SLR1}	SLAVE mode 5/ See figure 6	9, 10, 11	01	30		ns
L/$\overline{R}$ edge to falling SCLK setup time	t_{SLR2}	SLAVE mode 5/ See figure 6	9, 10, 11	01	30		ns
Falling SCLK to rising FSYNC delay	t_{SFS1}	SLAVE mode 5/ See figure 7	9, 10, 11	01	30		ns
Rising FSYNC to falling SCLK setup time	t_{SFS2}	SLAVE mode 5/ See figure 7	9, 10, 11	01	30		ns
DPD pulse width	t_{PDW}	See figure 8 5/	9, 10, 11	01	2X t_{CLKW}		ns
DPD rising to DCAL rising	t_{PCR}	See figure 8 5/	9, 10, 11	01		50	ns

1/ Logic 0 = GND; Logic 1 = V_D+; T_A = -55°C to +125°C; V_A+, V_L+, V_D+ = +5 V; VA- = -5 V; Full-Scale Input Sinewave, 1 kHz; Output word rate = 48 kHz; SCLK = 3.072 MHz; Source Impedance = 50 Ω with 10 nF to AGND; Measurement Bandwidth is 10 Hz to 20 kHz; unless otherwise specified.
2/ Guaranteed by design and or characterization.
3/ After calibration with DCAL connected to ACAL, and ZEROL & ZEROR terminated to AGND with an impedance matched to the AINR & AINL source impedance. Executing a calibration with ACAL tied low will yield an offset error of typically less than ±5 LSB.
4/ Specifies minimum output word rate (OWR) of 1 kHz.
5/ T_A = +25°C; V_A+, V_L+, V_D+ = +5 V ±5%; VA- = -5 V ±5%; Inputs: Logic 0 = 0 V, Logic 1 = V_D+; C_L = 20 pf
6/ ICLKD rising or falling depends on DPD to L/R timing.

Device Types	01
Case Outline	X
Terminal Number	Terminal Symbol
1	AGND
2	AINL
3	ZEROL
4	VA+
5	VA-
6	APD
7	ACAL
8	NC
9	DCAL
10	DPD
11	TST
12	CMODE
13	SMODE
14	L/$\overline{R}$
15	SCLK
16	SDATA
17	FSYNC
18	VD+
19	DGND
20	ICLKD
21	OCLKD
22	NC
23	ICLKA
24	LGND
25	VL+
26	ZEROR
27	AINR
28	VREF

FIGURE 1. Terminal connections.



FIGURE 2. Block diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-94690
		REVISION LEVEL	9



FIGURE 3. ICLKD to Outputs Propagation Delays (CMODE low).



FIGURE 4. ICLKD to Outputs Propagation Delays (CMODE high).



FIGURE 5. SCLK to SDATA, L/R & FSYNC - MASTER Mode.



FIGURE 6. SCLK to L/R & SDATA - SLAVE Mode, FSYNC high.



FIGURE 7. FSYNC to SCLK - SLAVE Mode, FSYNC Controlled.



FIGURE 8. Power Down & Calibration Timing.

4.2 Screening. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device class M.

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.

(2) T_A = +125°C, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.

b. Interim and final electrical test parameters shall be as specified in table II herein.

c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 Conformance inspection. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 7 and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

b. T_A = +125°C, minimum.

c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 4	1, 4	1, 4
Final electrical parameters (see 4.2)	1, 2, 3, 4, 5, 1/ 6, 9, 10, 11	1, 2, 3, 4, 1/ 5, 6, 9, 10, 11	1, 2, 3, 4, 1/ 5, 6, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 9, 10, 11 2/	1, 2, 3, 4, 2/ 5, 6, 9, 10, 11	1, 2, 3, 4, 2/ 5, 6, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 4, 9	1, 4, 9	1, 4, 9
Group D end-point electrical parameters (see 4.4)	1, 4, 9	1, 4, 9	1, 4, 9
Group E end-point electrical parameters (see 4.4)	---	---	---

1/ PDA applies to subgroup 1.
2/ Subgroup 9 will be guaranteed if not tested.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.

a. End-point electrical parameters shall be as specified in table II herein.

b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331.

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document listing
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

6.7.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.

6.7.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.