MEMORY Mobile FCRAM™ смоз 64M Bit (4M word x 16 bit)

Mobile Phone Application Specific Memory

MB82DBS04163C-70L

CMOS 4,194,304-WORD x 16 BIT Fast Cycle Random Access Memory with Low Power SRAM Interface Programmable Page Mode & Burst Mode

DESCRIPTION

The Fujitsu MB82DBS04163C is a CMOS Fast Cycle Random Access Memory (FCRAM) with asynchronous Static Random Access Memory (SRAM) interface containing 67,108,864 storages accessible in a 16-bit format. The MB82DBS04163C adopts asynchronous page mode and synchronous burst mode for fast memory access as user configurable options. The MB82DBS04163C is suited for mobile applications such as Cellular Handset and PDA.

FEATURES


- Asynchronous SRAM Interface
- Fast Access Cycle Time
 - tce = 70ns max
- 8 words Page Read Access Capability tPAA = 20ns max
- Burst Read/Write Access Capability tac = 10ns max
- Low Voltage Operating Condition
 V_{DD} = +1.7V to +1.95V

- Wide Operating Temperature $T_A = -30^{\circ}C \text{ to } +85^{\circ}C$
- Byte Control by UB and LB
- Low Power Consumption
 IDDA1 = 35mA max
 IDDS1 = 90μA max (@+40°C)
- Various Power Down mode
 Sleep, 8M-bit and16M-bit Partial

■ PIN DESCRIPTION

Pin Name	Description
A ₂₁ to A ₀	Address Input
CE1	Chip Enable (Low Active)
CE2	Chip Enable (High Active)
WE	Write Enable (Low Active)
OE	Output Enable (Low Active)
UB	Upper Byte Control (Low Active)
LB	Lower Byte Control (Low Active)
CLK	Clock Input
ADV	Address Valid Input (Low Active)
WAIT	Wait Signal Output
DQ16-9	Upper Byte Data Input/Output
DQ8-1	Lower Byte Data Input/Output
Vdd	Power Supply
Vss	Ground

BLOCK DIAGRAM



■ FUNCTION TRUTH TABLE

Asynchronous Operation (Page Mode)

Mode Note	CE2	CE1	CLK	ADV	WE	OE	LB	UB	A21-0	DQ8-1	DQ16-9	WAIT
Standby (Deselect)	Н	Н	х	х	х	х	х	х	х	High-Z	High-Z	High-Z
Output Disable *1			х	*3	н	н	х	х	*5	High-Z	High-Z	High-Z
Output Disable (No Read)			х	*3			Н	Н	Valid	High-Z	High-Z	High-Z
Read (Upper Byte)			х	*3			Н	L	Valid	High-Z	Output Valid	High-Z
Read (Lower Byte)			х	*3	Н	L	L	Н	Valid	Output Valid	High-Z	High-Z
Read (Word)	Н	L	х	*3			L	L	Valid	Output Valid	Output Valid	High-Z
Page Read			х	*3			L/H	L/H	Valid	*6	*6	High-Z
No Write			Х	*3			Н	н	Valid	Invalid	Invalid	High-Z
Write (Upper Byte)			х	*3	1	*4 H	Н	L	Valid	Invalid	Input Valid	High-Z
Write (Lower Byte)			Х	*3	L		L	н	Valid	Input Valid	Invalid	High-Z
Write (Word)			х	*3			L	L	Valid	Input Valid	Input Valid	High-Z
Power Down *2	L	Х	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z

Notes $L = V_{IL}$, $H = V_{IH}$, X can be either V_{IL} or V_{IH} , High-Z = High Impedance

*1: Should not be kept this logic condition longer than 1µs.

Please contact local FUJITSU representative for the relaxation of 1µs limitation.

- *2: Power Down mode can be entered from Standby state and all DQ pins are in High-Z state. Data retention depends on the selection of Partial Size. See "Power Down" in FUNCTIONAL DESCRIPTION for the details.
- *3: "L" for address pass through and "H" for address latch on the rising edge of ADV.
- *4: OE can be V_L during Write operation if the following conditions are satisfied;
 (1) Write pulse is initiated by CE1. See Asynchronous Read / Write Timing #1-1 (CE1 Control)
 (2) OE stays V_L during Write cycle.
- *5: Can be either $V_{\mathbb{L}}$ or $V_{\mathbb{H}}$ but must be valid before Read or Write.
- *6: Output is either Valid or High-Z depending on the level of UB and LB input.

■ FUNCTION TRUTH TABLE (Continued)


Synchronous Operation (Burst Mode)

Mode	Note	CE2	CE1	CLK	ADV	WE	OE	LB	UB	A21-0	DQ8-1	DQ16-9	WAIT
Standby (Deselect)			Н	Х	Х	Х	Х	Х	Х	х	High-Z	High-Z	High-Z
Start Address Latch	*1			*3	1	X*4	X*4			Valid	High-Z	High-Z	High-Z
Advance Burst Read to Next Address	*1			*3		Н	L				^{∗9} Output Valid	Output Valid	Output Valid
Burst Read Suspend	*1	Н	L	*3			Н				High-Z	High-Z	High
Advance Burst Write to Next Address	*1			*3	н	*5 L	Н	*6 X	*6 X	x	Input Valid	Input Valid	^{*13} High
Burst Write Suspend	*1			*3		*5 H					Input Invalid	Input Invalid	High
Terminate Burst Read			4	Х		Н	Х				High-Z	High-Z	High-Z
Terminate Burst Write				Х		Х	Н				High-Z	High-Z	High-Z
Power Down	*2	L	Х	Х	Х	Х	Х	Х	Х	х	High-Z	High-Z	High-Z

Notes $L = V_{IL}$, $H = V_{IH}$, X can be either V_{IL} or V_{IH} , $\int =$ valid edge, $\int =$ positive edge of Low pulse, High-Z = High Impedance

- *1: Should not be kept this logic condition longer than 4μs. Please contact local FUJITSU representative for the relaxation of 4μs limitation.
- *2: Power Down mode can be entered from Standby state and all DQ pins are in High-Z state. Data retention depends on the selection of Partial Size. See "Power Down" in FUNCTIONAL DESCRIPTION for the details.
- *3: Valid clock edge shall be set on either positive or negative edge through CR Set. CLK must be started and stable prior to memory access.
- *4: Can be <u>either VIL or VIH</u> except for the case the both of OE and WE are VIL. It is prohibited to bring the both of OE and WE to VIL.
- *5: When device is operating in <u>"WE</u> Single Clock Pulse Control" mode, WE is don't care once write operation is determined by WE Low Pulse at the beginning of write access together with address latching. Write suspend feature is not supported in "WE Single Clock Pulse Control" mode
- *6: Can be either V_{IL} or V_{IH} but must be valid before Read or Write is determined. And once UB and LB inputs are determined, they must not be changed until the end of burst.
- *7: Once valid address is determined, input address must not be changed during ADV=L.
- *8: If OE=L, output is either Invalid or High-Z depending on the level of UB and LB input. If WE=L, Input is Invalid. If OE=WE=H, output is High-Z.
- *9: Output is either Valid or High-Z depending on the level of $\overline{\text{UB}}$ and $\overline{\text{LB}}$ input.
- *10: Input is either Valid or Invalid depending on the level of $\overline{\text{UB}}$ and $\overline{\text{LB}}$ input.
- *11: Output is either High-Z or Invalid depending on the level of \overline{OE} and \overline{WE} input.
- *12: Keep the level from previous cycle except for suspending on last data. Refer to "WAIT Output Function" in FUNCTIONAL DESCRIPTION for the details.
- *13: WAIT output is driven in High level during write operation.

STATE DIAGRAM



Notes Assuming all the parameters specified in AC CHARACTERISTICS are satisfied. Refer to the FUNCTIONAL DESCRIPTION, AC CHARACTERISTICS, and TIMING DIAGRAM for details.

■ FUNCTIONAL DESCRIPTION

This device supports asynchronous page read & normal write operation and synchronous burst read & burst write operation for faster memory access and features three kinds of power down modes for power saving as user configurable option.

Power-up

It is required to follow the power-up timing to start executing proper device operation. Refer to POWER-UP Timing. After Power-up, the device defaults to asynchronous page read & normal write operation mode with sleep power down feature.

Configuration Register

The Configuration Register (CR) is used to configure the type of device function among optional features. Each selection of features is set through CR Set sequence after Power-up. If CR Set sequence is not performed after power-up, the device is configured for asynchronous operation with sleep power down feature as default configuration

CR Set Sequence

The CR Set requires total 6 read/write operations with unique address. Between each read/write operation requires that device being in standby mode. Following table shows the detail sequence.

Cycle #	Operation	Address	Data
1st	Read	3FFFFFh (MSB)	Read Data (RDa)
2nd	Write	3FFFFFh	RDa
3rd	Write	3FFFFFh	RDa
4th	Write	3FFFFFh	Х
5th	Write	3FFFFFh	Х
6th	Read	Address Key	Read Data (RDb)

The first cycle is to read from most significant address (MSB).

The second and third cycle are to write to MSB. If the second or third cycle is written into the different address, the CR Set is cancelled. And the data written by the second or third cycle is valid as a normal write operation. It is recommended to write back the data (RDa) read by first cycle to MSB in order to secure the data.

The forth and fifth cycle is to write to MSB. The data of forth and fifth cycle is don't-care. If the forth or fifth cycle is written into different address, the CR Set is also cancelled but write data may not be written as normal write operation.

The last cycle is to read from specific address key for mode selection. And read data (RDb) is invalid.

Once this CR Set sequence is performed from an initial CR set to the other new CR set, the written data stored in memory cell array may be lost. So, CR Set sequence should be performed prior to regular read/write operation if necessary to change from default configuration.

Address Key

The address key has the following format.

Address Pin	Register Name	Function	Key	Description	Note
A21	—	—	1	Unused bits must be 1	*1
			00	16M Partial	
A 20 A 10	PS	Partial	01	8M Partial	
A20-A19	P3	Size	10	Reserved for future use	*2
			11	Sleep [Default]	
			000	Reserved for future use	*2
			001	Reserved for future use	*2
A18-A16	BL	Burst	010	8 words	
A10-A10	DL	Length	011	16 words	
			100 to 110	Reserved for future use	*2
			111	Continuous	*3
A15	М	Mode	0	Synchronous Mode (Burst Read / Write)	*4
AIS	IVI	Mode	1	Asynchronous Mode [Default] (Page Read / Normal Write)	*5
			000	Reserved for future use	*2
			001	3 clocks	
A14-A12	RL	Read	010	4 clocks	
A14-A12	RL	Latency	011	5 clocks	
			100	6 clocks	
			101 to 111	Reserved for future use	*2
A11	BS	Burst	0	Reserved for future use	*2
ATT	63	Sequence	1	Sequential	
A10	SW	Single	0	Burst Read & Burst Write	
AIU	300	Write	1	Burst Read & Single Write	*6
A9	VE	Valid	0	Falling Clock Edge	
A9	VE	Clock Edge	1	Rising Clock Edge	
A8	RP	Reset to Page	0	Reset to Page mode	*7
Ao		Reset to Faye	1	Remain the previous mode	
A7	WC	Write Control	0	WE Single Clock Pulse Control without Write Suspend Function	*6
A/	WC		1	WE Level Control with Write Suspend Function	
A6-A0	—	—	1	Unused bits must be 1	*1

Notes *1: A21 and A6 to A0 must be all "1" in any cases.

*2: It is prohibited to apply this key.*3: Please contact local FUJITSU representative for the use of BL=continuous option.

*4: If M=0, all the registers must be set with appropriate Key input at the same time.

*5: If M=1, PS must be set with appropriate Key input at the same time. Except for PS, all the other key inputs must be "1".

*6: Burst Read & Single Write is not supported at WE Single Clock Pulse Control.

*7: Effective only when PS=11.

Power Down

The Power Down is low power idle state controlled by CE2. CE2 Low drives the device in power down mode and maintains low power idle state as long as CE2 is kept low. CE2 High resume the device from power down mode.

This device has three power down modes, Sleep, 8M Partial, and 16M Partial.

The selection of power down mode is set through CR Set sequence. Each mode has following data retention features.


Mode	Data Retention Size	Retention Address
Sleep [default]	No	N/A
8M Partial	8M bit	000000h to 07FFFFh
16M Partial	16M bit	000000h to 0FFFFFh

The default state is Sleep mode and it is the lowest power consumption but all data will be lost once CE2 is brought to Low for Power Down. It is not required to perform CR Set sequence to set to Sleep mode after powerup in case of asynchronous operation.

When RP=0, Power Down comprehends a function to reset the device to default configuration (asyncronous mode). After resuming from power down mode, the device is back in default configurations. This is effective only when PS is set on Sleep mode. When Partial mode is selected, RP=0 is not effective.

Burst Read/Write Operation

Synchronous burst read/write operation provides faster memory access that synchronized to microcontroller or system bus frequency. Configuration Register Set is required to perform burst read & write operation after powerup. Once CR Set sequence is performed to select synchronous burst mode, the device is configured to synchronous burst read/write operation mode with corresponding RL and BL that is set through CR Set sequence together with operation mode. In order to perform synchronous burst read & write operation, it is required to control new signals, CLK, ADV and WAIT that Low Power SRAMs don't have.



CLK Input Function

The CLK is input signal to synchronize memory to microcontroller or system bus frequency during synchronous burst read & write operation. The CLK input increments device internal address counter and the valid edge of CLK is referred for latency counts from address latch, burst write data latch, and burst read data out. During synchronous operation mode, CLK input must be supplied except for standby state and power down state. CLK is don't care during asynchronous operation.

ADV Input Function

The $\overline{\text{ADV}}$ is input signal to indicate valid address presence on address inputs. It is applicable to synchronous operation as well as asynchronous operation. $\overline{\text{ADV}}$ input is active during $\overline{\text{CE1}}$ =L and $\overline{\text{CE1}}$ =H disables $\overline{\text{ADV}}$ input. All addresses are determined on the positive edge of $\overline{\text{ADV}}$.

During synchronous burst read/write operation, $\overline{ADV}=H$ disables all address inputs. Once \overline{ADV} is brought to High after valid address latch, it is inhibited to bring \overline{ADV} Low until the end of burst or until burst operation is terminated. \overline{ADV} Low pulse is mandatory for synchronous burst read/write operation mode to latch the valid address input.

During asynchronous operation, $\overline{\text{ADV}}$ =H also disables all address inputs. $\overline{\text{ADV}}$ can be tied to Low during asynchronous operation and it is not necessary to control $\overline{\text{ADV}}$ to High.

WAIT Output Function

The WAIT is output signal to indicate data bus status when the device is operating in synchronous burst mode.

During burst read operation, WAIT output is enabled after specified time duration from \overline{OE} =L or \overline{CE} 1=L whichever occurs last. WAIT output Low indicates data out at next clock cycle is invalid, and WAIT output becomes High one clock cycle prior to valid data out. During \overline{OE} read suspend, WAIT output doesn't indicate data bus status but carries the same level from previous clock cycle (kept High) except for burst read suspend on the final data output. If final read data out is suspended, WAIT output become high impedance after specified time duration from \overline{OE} =H.


During burst write operation, WAIT output is valid to High level after specified time duration from WE=L or $\overline{CE}1=L$ whichever occurs last and kept High for entire write cycles including WE write suspend. The actual write data latching starts on the appropriate clock edge with respect to Valid Clock Edge, Read Latency and Burst Length. During WE write suspend, WAIT output doesn't indicate data bus status but carries the same level from previous clock cycle (kept High) except for write suspend on the final data input. If final write data in is suspended, WAIT output become high impedance after specified time duration from WE=H.

This device doesn't incur additional delay against crossing device-row boundary or internal refresh operation. Therefore, the burst operation is always started after fixed latency with respect to Read Latency. And there is no waiting cycle asserted in the middle of burst operation except for burst read or write suspend by \overline{OE} brought to High or WE brought to High. Thus, once WAIT output is enabled and brought to High, WAIT output keep High level until the end of burst or until the burst operation is terminated.

When the device is operating in asynchronous mode, WAIT output is always in High Impedance.

Latency

Read Latency (RL) is the number of clock cycles between the address being latched and first read data becoming available during synchronous burst read operation. It is set through CR Set sequence after power-up. Once specific RL is set through CR Set sequence, write latency, that is the number of clock cycles between address being latched and first write data being latched, is automatically set to RL-1. The burst operation is always started after fixed latency with respect to Read Latency set in CR.



Address Latch by ADV

The ADV indicates valid address presence on address inputs. During synchronous burst read/write operation mode, all the address are determined on the positive edge of ADV when CE1=L. The specified minimum value of ADV=L setup time and hold time against valid edge of clock where RL count begin must be satisfied for appropriate RL counts. Valid address must be determined with specified setup time against either the negative edge of ADV or negative edge of CE1 whichever comes late. And the determined valid address must not be changed during ADV=L period.

Burst Length

Burst Length is the number of word to be read or write during synchronous burst read/write operation as the result of a single address latch cycle. It can be set on 8, 16 words boundary or continuous for entire address through CR Set sequence. The burst type is sequential that is incremental decoding scheme within a boundary address. Starting from initial address being latched, device internal address counter assign +1 to the previous address until reaching the end of boundary address and then wrap round to least significant address (=0). After completing read data out or write data latch for the set burst length, operation automatically ended except for continuous burst length. When continuous burst length is set, read/write is endless unless it is terminated by the positive edge of CE1.

Single Write

Single Write is synchronous write operation with Burst Length =1. The device can be configured either to "Burst Read & Single Write" or to "Burst Read & Burst Write" through CR set sequence. Once the device is configured to "Burst Read & Single Write" mode, the burst length for synchronous write operation is always fixed 1 regardless of BL values set in CR, while burst length for read is in accordance with BL values set in CR.

Write Control

The device has two types of WE signal control method, "WE Level Control" and "WE Single Clock Pulse Control", for synchronous write operation. It is configured through CR set sequence.


CLK	
ADDRESS	$\frac{0}{\frac{1}{\frac{2}{\frac{3}{\frac{4}{\frac{5}{\frac{6}{\frac{1}{\frac{1}{\frac{1}{\frac{2}{\frac{3}{\frac{4}{\frac{5}{\frac{6}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{1$
ADV	7////// RL=5
WE Level Control	
WE	
DQ [ln]	
WAIT	High-Z
WE Single Clock P	ulse Control twscк
WE	
DQ [ln]	
WAIT	ніgh-Z

Burst Read Suspend

Burst read operation can be suspended by \overline{OE} High pulse. During burst read operation, \overline{OE} brought to High suspends burst read operation. Once \overline{OE} is brought to High with the specified set up time against clock where the data being suspended, the device internal counter is suspended, and the data output become high impedance after specified time duration. It is inhibited to suspend the first data out at the beginning of burst read.

 \overline{OE} brought to Low resumes burst read operation. Once \overline{OE} is brought to Low, data output become valid after specified time duration, and internal address counter is reactivated. The last data out being suspended as the result of \overline{OE} =H and first data out as the result of \overline{OE} =L are from the same address.

In order to guarantee to output last data before suspension and first data after resumption, the specified minimum value of OE=L hold time and setup time against clock edge must be satisfied respectively.




Burst Write Suspend

Burst write operation can be suspended by \overline{WE} High pulse. During burst write operation, \overline{WE} brought to High suspends burst write operation. Once \overline{WE} is brought to High with the specified set up time against clock where the data being suspended, device internal counter is suspended, data input is ignored. It is inhibited to suspend the first data input at the beginning of burst write.


 $\overline{\text{WE}}$ brought to Low resumes burst write operation. Once $\overline{\text{WE}}$ is brought to Low, data input become valid after specified time duration, and internal address counter is reactivated. The write address of the cycle where data being suspended and the first write address as the result of $\overline{\text{WE}}$ =L are the same address.

In order to guarantee to latch the last data input before suspension and first data input after resumption, the specified minimum value of \overline{WE} =L hold time and setup time against clock edge must be satisfied respectively. Burst write suspend function is available when the device is operating in \overline{WE} level controlled burst write only.




Burst Read Termination

Burst read operation can be terminated by $\overline{CE1}$ brought to High. If BL is set on Continuous, burst read operation is continued endless unless terminated by $\overline{CE1}$ =H. It is inhibited to terminate burst read before first data out is completed. In order to guarantee last data output, the specified minimum value of $\overline{CE1}$ =L hold time from clock edge must be satisfied. After termination, the specified minimum recovery time is required to start new access.



Burst Write Termination

Burst write operation can be terminated by $\overline{CE1}$ brought to High. If BL is set on Continuous, burst write operation is continued endless unless terminated by $\overline{CE1}$ =H. It is inhibited to terminate burst write before first data in is completed. In order to guarantee last write data being latched, the specified minimum values of $\overline{CE1}$ =L hold time from clock edge must be satisfied. After termination, the specified minimum recovery time is required to start new access.



ABSOLUTE MAXIMUM RATINGS (See WARNING below.)

Parameter	Symbol	Value	Unit
Voltage of VDD Supply Relative to Vss	Vdd	-0.5 to +3.6	V
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +3.6	V
Short Circuit Output Current	Іоит	<u>+</u> 50	mA
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS (See WARNING below.)

(Referenced to Vss)

Parameter	Notes	Symbol	Min.	Max.	Unit
Supply Voltage		Vdd	1.7	1.95	V
Supply Voltage		Vss	0	0	V
High Level Input Voltage	*1	Vін	Vdd*0.8	VDD+0.2	V
Low Level Input Voltage	*2	VIL	-0.3	Vdd*0.2	V
Ambient Temperature		TA	-30	85	°C

Notes *1: Maximum DC voltage on input and I/O pins is V_{DD}+0.2V. During voltage transitions, inputs may positive overshoot to V_{DD}+1.0V for periods of up to 5 ns.

*2: Minimum DC voltage on input or I/O pins is -0.3V. During voltage transitions, inputs may negative overshoot Vss to -1.0V for periods of up to 5ns.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

PACKAGE PIN CAPACITANCE

Test conditions: $T_A = 25^{\circ}C$, f = 1.0 MHz

Symbol	Description	Test Setup	Тур.	Max.	Unit
CIN1	Address Input Capacitance	$V_{IN} = 0V$	_	5	pF
CIN2	Control Input Capacitance	V _{IN} = 0V	_	5	pF
Сю	Data Input/Output Capacitance	Vio = 0V		8	pF

DC CHARACTERISTICS

(Under Recommended Operating Conditions unless otherwise noted)Note *1,*2,*3

Parameter	Symbol	Test Conditions		Min.	Max.	Unit
Input Leakage Current	Iц	VIN = VSS to VDD		-1.0	+1.0	μA
Output Leakage Current	Ilo	Vout = Vss to Vbb, Output Disable		-1.0	+1.0	μA
Output High Voltage Level	Vон	VDD = VDD(min), IOH = -0.5mA		1.4	—	V
Output Low Voltage Level	Vol	lo∟ = 1mA		—	0.4	V
	IDDPS	VDD = VDD max.,	SLEEP	—	10	μA
VDD Power Down Current	DDP8	VIN = VIH or VIL,	8M Partial	—	80	μA
	DDP16	CE2 ≤ 0.2V	16M Partial	—	100	μA
	Idds			_	1.5	mA
		$V_{DD} = V_{DD} max.,$	$T_A \leq +85^\circ C$	—	170	μA
VDD Standby Current	IDDS1	$ \begin{array}{l} V_{\text{IN}} \text{ (including CLK)} \leq 0.2 \text{V or} \\ \frac{V_{\text{IN}}}{\text{CE1}} \text{ (including CLK)} \geq V_{\text{DD}} - 0.2 \text{V}, \\ \hline \text{CE1} = \text{CE2} \geq V_{\text{DD}} - 0.2 \text{V} \end{array} $	$T_{\text{A}} \leq +40^{\circ}C$	_	90	μA
	IDDS2			_	220	μΑ
VDD Active Current	IDDA1	$V_{DD} = V_{DD} \text{ max.},$ $V_{IN} = V_{IH} \text{ or } V_{IL},$	t _{RC} / t _{WC} = minimum	_	35	mA
Vbb Active Current	IDDA2	CE1 = Vi∟ and CE2= Viн, louт=0mA	t _{RC} / t _{WC} = 1μs		5	mA
V _{DD} Page Read Current	Idda3	$\label{eq:VDD} \begin{split} \frac{V_{DD} = V_{DD} \ max., \ V_{IN} = V_{IH} \ or \ V_{IL}, \\ \overline{CE1} = V_{IL} \ and \ CE2 = V_{IH}, \\ I_{OUT} = 0 mA, \ t_{PRC} = min. \end{split}$		_	10	mA
VDD Burst Access Current	Idda4			_	25	mA

Notes *1: All voltages are referenced to Vss.

- *2: DC Characteristics are measured after following POWER-UP timing.
- *3: IOUT depends on the output load conditions.

■ AC CHARACTERISTICS

(Under Recommended Operating Conditions unless otherwise noted)

ASYNCHRONOUS READ OPERATION (PAGE MODE)

Parameter	Symbol	Va	alue	Unit	Notes	
Parameter	Symbol	Min.	Max.	Unit	Notes	
Read Cycle Time	trc	70	1000	ns	*1, *2	
CE1 Access Time	tce	—	70	ns	*3	
OE Access Time	toe	—	40	ns	*3	
Address Access Time	taa	—	70	ns	*3, *5	
ADV Access Time	tav		70	ns	*3	
LB, UB Access Time	tва	—	30	ns	*3	
Page Address Access Time	t paa	—	20	ns	*3, *6	
Page Read Cycle Time	tprc	20	1000	ns	*1, *6, *7	
Output Data Hold Time	tон	5	—	ns	*3	
CE1 Low to Output Low-Z	tcLz	5	—	ns	*4	
OE Low to Output Low-Z	tolz	10	—	ns	*4	
LB, UB Low to Output Low-Z	tвlz	0	—	ns	*4	
CE1 High to Output High-Z	tснz	—	20	ns	*3	
OE High to Output High-Z	tонz	—	14	ns	*3	
LB, UB High to Output High-Z	tвнz	—	20	ns	*3	
Address Setup Time to CE1 Low	tasc	-5	—	ns		
Address Setup Time to OE Low	taso	10	—	ns		
ADV Low Pulse Width	tvpl	10	—	ns	*8	
ADV High Pulse Width	tvpн	15	—	ns	*8	
Address Setup Time to ADV High	tasv	5	—	ns		
Address Hold Time from ADV High	tанv	5	—	ns		
Address Invalid Time	tax	—	10	ns	*5, *9	
Address Hold Time from CE1 High	t снан	-5	—	ns	*10	
Address Hold Time from OE High	tонан	-5	—	ns	*10	
WE High to OE Low Time for Read	twhol	25	1000	ns	*11	
CE1 High Pulse Width	tcp	15	—	ns		

Notes *1: Maximum value is applicable if CE1 is kept at Low without change of address input on A3 to A21. If needed by system operation, please contact local FUJITSU representative for the relaxation of 1μs limitation.

- *2: Address should not be changed within minimum tRC.
- *3: The output load 50pF with 50ohm termination to V_{DD} *0.5 V.
- *4: The output load 5pF without any other load.
- *5: Applicable to A3 to A21 when $\overline{CE1}$ is kept at Low.
- *6: Applicable only to A0, A1 and A2 when $\overline{CE1}$ is kept at Low for the page address access.
- *7: In case Page Read Cycle is continued with keeping CE1 stays Low, CE1 must be brought to High within 4µs. In other words, Page Read Cycle must be closed within 4µs.
- *8: tvpL is specified from the negative edge of either CE1 or ADV whichever comes late. The sum of tvpL and tvpH must be equal or greater than trc for each access.
- *9: Applicable to address access when at least two of address inputs are switched from previous state.
- *10: trc(min) and tprc(min) must be satisfied.
- *11: If actual value of twhol is shorter than specified minimum values, the actual tak of following Read may become longer by the amount of subtracting actual value from specified minimum value.

ASYNCHRONOUS WRITE OPERATION

Denemeter	Cumhal	Va	alue	l l m i t	Nataa
Parameter	Symbol	Min.	Max.	Unit	Notes
Write Cycle Time	twc	70	1000	ns	*1, *2
Address Setup Time	tas	0	—	ns	*3
ADV Low Pulse Width	tvpl	10	—	ns	*4
ADV High Pulse Width	tvpн	15	—	ns	*4
Address Setup Time to ADV High	tasv	5	—	ns	
Address Hold Time from ADV High	t _{AHV}	5	—	ns	
CE1 Write Pulse Width	tcw	45	—	ns	*3
WE Write Pulse Width	twp	45	—	ns	*3
LB, UB Write Pulse Width	tвw	45	—	ns	*3
LB / UB Byte Mask Setup Time	tвs	-5	—	ns	*5
LB / UB Byte Mask Hold Time	tвн	-5	—	ns	*6
Write Recovery Time	twr	0	—	ns	*7
CE1 High Pulse Width	t _{CP}	15	—	ns	
WE High Pulse Width	twнp	15	1000	ns	
LB / UB High Pulse Width	tвнр	15	1000	ns	
Data Setup Time	tos	15	—	ns	
Data Hold Time	tон	0	—	ns	
OE High to CE1 Low Setup Time for Write	tонсь	-5	—	ns	*8
OE High to Address Setup Time for Write	toes	0	—	ns	*9
LB, UB Write Pulse Overlap	tвwo	30	—	ns	

Notes *1: Maximum value is applicable if CE1 is kept at Low without any address change. If the relaxation is needed by system operation, please contact local FUJITSU representative for the relaxation of 1μs limitation.

- *2: Minimum value must be equal or greater than the sum of write pulse (tcw, twp or tbw) and write recovery time (twp).
- *3: Write pulse is defined from High to Low transition of $\overline{CE1}$, \overline{WE} or \overline{LB} / \overline{UB} , whichever occurs last.
- *4: tvpL is specified from the negative edge of either CE1 or ADV whichever comes late. The sum of tvpL and tvpH must be equal or greater than twc for each access.
- *5: <u>Applicable for byte mask only.</u> Byte mask setup time is defined to the High to Low transition of $\overline{CE}1$ or WE whichever occurs last.
- *6: Ap<u>plic</u>able for byte mask only. Byte mask hold time is defined from the Low to High transition of $\overline{CE1}$ or WE whichever occurs first.
- *7: Write recovery is defined from Low to High transition of $\overline{CE1}$, \overline{WE} or $\overline{LB} / \overline{UB}$ whichever occurs first.
- *8: If \overline{OE} is Low after minimum toHCL, read cycle is initiated. In other word, \overline{OE} must be brought to High within 5ns after CE1 is brought to Low. Once read cycle is initiated, new write pulse should be input after minimum tRC is met.
- *9: If \overline{OE} is Low after new address input, read cycle is initiated. In other word, \overline{OE} must be brought to High at the same time or before new address valid. Once read cycle is initiated, new write pulse should be input after minimum trc is met and data bus is in High-Z.

SYNCHRONOUS OPERATION - CLOCK INPUT (BURST MODE)

Parameter		Val Symbol		Value		Notes
		Symbol	Min.	Max.	Unit	Notes
Clock Period	RL=6		13	—	ns	
	RL=5	- tск	15	—	ns	*1
Clock Fellou	RL=4		18	—	ns	I
	RL=3		30	—	ns	
Clock High Time		tскн	4	—	ns	
Clock Low Time		tск∟	4	—	ns	
Clock Rise/Fall Time		tскт	—	3	ns	*2

Notes *1: Clock period is defined between valid clock edges.

*2: Clock rise/fall time is defined between V ${\scriptstyle \rm H}$ Min. and V ${\scriptstyle \rm L}$ Max.

SYNCHRONOUS OPERATION - ADDRESS LATCH (BURST MODE)

Parameter		Symbol	Value		Unit	Notes	
		Symbol	Min.	Max.	Unit	NOLES	
Address Setup Time to $\overline{CE1}$ Low		t ascl	-5	—	ns	*1	
Address Setup Time to ADV Low		t asvl	-5		ns	*2	
Address Hold Time from $\overline{\text{ADV}}$ Hig	Address Hold Time from ADV High		5		ns		
ADV Low Pulse Width	ADV Low Pulse Width		10		ns	*3	
ADV Low Setup Time to CLK	RL=6, 5	- tvscк	4	_	ns	*4	
ADV LOW Setup Time to CER	RL=4, 3		7		ns	*4	
CE1 Low Setup Time to CLK	RL=6, 5		4	4	_	ns	*4
	RL=4, 3	tclck	7	_	ns	*4	
ADV Low Hold Time from CLK		tскvн	1	—	ns	*4	
Burst End ADV High Hold Time fr	om CLK	tvhvl	13	_	ns		

Notes *1: tASCL is applicable if $\overline{CE1}$ is brought to Low after \overline{ADV} is brought to Low.

*2: t_{ASVL} is applicable if \overline{ADV} is brought to Low after $\overline{CE1}$ is brought to Low.

*3: t_{VPL} is specified from the negative edge of either $\overline{CE1}$ or \overline{ADV} whichever comes late.

*4: Applicable to the 1st valid clock edge.

SYNCHRONOUS READ OPERATION (BURST MODE)

Deremeter			Va	lue		N /
Paramet	er	Symbol	Min.	Max.	Unit	Notes
Burst Read Cycle Time	Read Cycle Time		_	4000	ns	
CLK Access Time	RL = 6, 5		_	10	ns	*1
CLK Access Time	RL = 4, 3	tac	_	12	ns	
Output Hold Time from CLK		t сках	3	—	ns	*1
CE1 Low to WAIT Low		tc⊥⊤∟	5	20	ns	*1
OE Low to WAIT Low		t oltl	0	20	ns	*1, *2
ADV Low to WAIT Low		tvltl	0	20	ns	*1
CLK to WAIT Valid Time		t сктv	_	10	ns	*1, *3
WAIT Valid Hold Time from	CLK	tсктх	3	—	ns	*1
CE1 Low to Output Low-Z		tc∟z	5	—	ns	*4
OE Low to Output Low-Z		toız	10	—	ns	*4
LB, UB Low to Output Low-	Z	tвız	0	—	ns	*4
CE1 High to Output High-Z		tснz	_	20	ns	*1
OE High to Output High-Z		tонz	_	14	ns	*1
LB, UB High to Output High	ı-Z	tвнz	_	20	ns	*1
CE1 High to WAIT High-Z		tснтz	_	20	ns	*1
OE High to WAIT High-Z		tонтz	_	20	ns	*1
OE Low Setup Time to 1st I	Data-out	tola	30	—	ns	
UB, LB Setup Time to 1st D	ata-out	tвlq	26	—	ns	*5
OE Setup Time to CLK	Setup Time to CLK		4	_	ns	
OE Hold Time from CLK		tскон	2	_	ns	
Burst End CE1 Low Hold Ti	me from CLK	tскс∟н	2	_	ns	
Burst End UB, LB Hold Tim	e from CLK	tсквн	2	—	ns	
Burst Terminate Recovery	BL=8,16		26	—	ns	*6
Time	BL=Continuous	tтrb	70	—	ns	*6

Notes *1: The output load 50pF with 50ohm termination to V_{DD} *0.5 V.

- *2: WAIT drives High at the beginning depending on OE falling edge timing.
- *3: tokin is guaranteed after tolin (max) from OE falling edge and tosck must be satisfied.
- *4: The output load 5pF without any other load.
- *5: Once they are determined, they must not be changed until the end of burst.
- *6: Defined from the Low to High transition of $\overline{CE1}$ to the High to Low transition of either \overline{ADV} or $\overline{CE1}$ whichever occurs late.

SYNCHRONOUS WRITE OPERATION (BURST MODE)

Devenuet		Symbol	Va	lue	11	Natas
Paramet	er	Symbol	Min.	Max.	Unit	Notes
Burst Write Cycle Time		twcв	_	4000	ns	
Data Setup Time to Clock		tdsck	4	_	ns	
Data Hold Time from CLK		tонск	2	_	ns	
WE Low Setup Time to 1st	Data In	twid	30	_	ns	
UB, LB Setup Time for Writ	e	tвs	-5	—	ns	*1
WE Setup Time to CLK		twscк	4	_	ns	
WE Hold Time from CLK	WE Hold Time from CLK		2	_	ns	
CE1 Low to WAIT High		tс∟тн	5	20	ns	*2
WE Low to WAIT High		tw∟тн	0	20	ns	*2
CE1 High to WAIT High-Z		tснтz	_	20	ns	*2
WE High to WAIT High-Z		t wнтz	_	20	ns	*2
Burst End CE1 Low Hold Ti	Burst End $\overline{CE1}$ Low Hold Time from CLK		2	_	ns	
Burst End CE1 High Setup Time to next CLK		tснск	4	_	ns	
Burst End UB, LB Hold Time from CLK		tсквн	2	_	ns	
Burst Write Recovery Time		twrв	26		ns	*3
Burst Terminate Recovery	BL=8,16	t trb	26	—	ns	*4
Time	BL=Continuous	tтrb	70	—	ns	*4

Notes *1: Defined from the valid <u>input edge</u> to the High to <u>Low transition</u> of either ADV, CE1, or WE, whichever occurs last. And once UB, LB are determined, UB, LB must not be changed until the end of burst.

*2: The output load 50pF with 50ohm termination to V_{DD} *0.5 V.

*3: Defined from the valid clock edge where last data-in being latched at the end of burst write to the High to Low transition of either ADV or CE1 whichever occurs late for the next access.

*4: Defined from the Low to High transition of $\overline{CE1}$ to the High to Low transition of either \overline{ADV} or $\overline{CE1}$ whichever occurs late for the next access.

POWER DOWN PARAMETERS

Parameter	Symbol	Value		Unit	Note
Falameter	Symbol	Min.	Max.	Unit	Note
CE2 Low Setup Time for Power Down Entry	tcsp	10	—	ns	
CE2 Low Hold Time after Power Down Entry	t _{C2LP}	70	—	ns	
CE2 Low Hold Time for Reset to Asynchronous Mode	t _{C2LPR}	50	_	μs	*1
CE1 High Hold Time following CE2 High after Power Down Exit [SLEEP mode only]	tснн	300	_	μs	*2
CE1 High Hold Time following CE2 High after Power Down Exit [not in SLEEP mode]	tсннр	70	_	ns	*3
CE1 High Setup Time following CE2 High after Power Down Exit	tснs	0	_	ns	*2

Notes *1: Applicable when RP=0 (Reset to Page mode)

- *2: Applicable also to power-up.
- *3: Applicable when Partial mode is set.

OTHER TIMING PARAMETERS

Parameter	Symbol	Value		Unit	Note
Farameter	Symbol	Min.	Max.	Unit	Note
CE1 High to OE Invalid Time for Standby Entry	tснох	10		ns	
CE1 High to WE Invalid Time for Standby Entry	tснwx	10	_	ns	*1
CE2 Low Hold Time after Power-up	tc₂lн	50		μs	
CE1 High Hold Time following CE2 High after Power-up	tснн	300		μs	
Input Transition Time (except for CLK)	t⊤	1	25	ns	*2, *3

Notes *1: Some data might be written into any address location if tcHwx(min) is not satisfied.


*2: Except for clock input transition time.

*3: The Input Transition Time (t_T) at AC testing is 5ns for Asynchronous operation and 3ns for Synchronous operation respectively. If actual t_T is longer than 5ns or 3ns specified as AC test condition, it may violate AC specification of some timing parameters. See "AC TEST CONDITIONS".

AC TEST CONDITIONS


Symbol	Description		Test Setup	Value	Unit	Note
Vін	Input High Level			Vdd * 0.8	V	
VIL	Input Low Level			Vdd * 0.2	V	
Vref	Input Timing Measurement Level			Vdd * 0.5	V	
4		Async.	Between V⊩ and V⊩ -	5	ns	
t⊤	Input Transition Time	Sync.		3	ns	

AC MEASUREMENT OUTPUT LOAD CIRCUIT




TIMING DIAGRAMS

Asynchronous Read Timing #1-1 (Basic Timing)




See Note.

Note: This timing diagram assumes CE2=H and \overline{WE} =H.




Asynchronous Read Timing #1-2 (Basic Timing)

Note: This timing diagram assumes CE2=H and \overline{WE} =H.



■ TIMING DIAGRAMS (Continued)


Notes:This timing diagram assumes CE2=H, \overline{ADV} =L and \overline{WE} =H.




Note: This timing diagram assumes CE2=H, \overline{ADV} =L and \overline{WE} =H.

TIMING DIAGRAMS (Continued)

Asynchronous Read Timing #4 (Page Address Access after CE1 Control Access) See Note.



Notes:This timing diagram assumes CE2=H and \overline{WE} =H.



Notes *1: This timing diagram assumes CE2=H, \overline{ADV} =L and \overline{WE} =H.

*2: Either or both \overline{LB} and \overline{UB} must be Low when both $\overline{CE}1$ and \overline{OE} are Low.


See Note. twc ADDRESS ADDRESS VALID ADV Low tcw tas twr tas CE1 t_{CP} twp **t**wr tas tas WE twнp tвw **t**wR tas tas LB, UB t_{BHP} **t**OHCL OE tdн tos DQ (Input) VALID DATA INPUT

■ TIMING DIAGRAMS (Continued)

Asynchronous Write Timing #1-1 (Basic Timing)

Notes:This timing diagram assumes CE2=H and \overline{ADV} =L.

Asynchronous Write Timing #1-2 (Basic Timing)




Notes: This timing diagram assumes CE2=H.

See Note.


■ TIMING DIAGRAMS (Continued)

Asynchronous Write Timing #2 (WE Control)






Note: This timing diagram assumes CE2=H and \overline{ADV} =L.




Note: This timing diagram assumes CE2=H, \overline{ADV} =L and \overline{OE} =H.




TIMING DIAGRAMS (Continued)

Asynchronous Write Timing #3-2 (WE / LB / UB Byte Write Control)

Note: This timing diagram assumes CE2=H, \overline{ADV} =L and \overline{OE} =H.




Note: This timing diagram assumes CE2=H, \overline{ADV} =L and \overline{OE} =H.



■ TIMING DIAGRAMS (Continued)

Note: This timing diagram assumes CE2=H, \overline{ADV} =L and \overline{OE} =H.




TIMING DIAGRAMS (Continued)


Asynchronous Read / Write Timing #1-1 (CE1 Control)

Notes *1: This timing diagram assumes CE2=H and ADV=L. *2: Write address is valid from either $\overline{CE1}$ or \overline{WE} of last falling edge.

Asynchronous Read / Write Timing #1-2 (CE1 / WE / OE Control)

See Note.






*2: \overline{OE} can be fixed Low during write operation if it is $\overline{CE1}$ controlled write at Read-Write-Read sequence.



Asynchronous Read / Write Timing #2 (OE, WE Control)


See Note.



Notes *1: This timing diagram assumes CE2=H and ADV=L. *2: CE1 can be tied to Low for WE and OE controlled operation.

Asynchronous Read / Write Timing #3 (OE, WE, LB, UB Control)

See Note.




Notes *1: This timing diagram assumes CE2=H and ADV=L.

*2: $\overline{CE}1$ can be tied to Low for \overline{WE} and \overline{OE} controlled operation.

See Note.


TIMING DIAGRAMS (Continued)




Notes *1: Stable clock input must be required during $\overline{CE1}$ =L.

- *2: tck is defined between valid clock edges.
- *3: tckt is defined between VIH Min. and VIL Max.


Address Latch Timing (Synchronous Mode)



- **Notes** *1: Case #1 is the timing when $\overline{CE1}$ is brought to Low after \overline{ADV} is brought to Low. Case #2 is the timing when ADV is brought to Low after $\overline{CE1}$ is brought to Low.
 - *2: t_{VPL} is specified from the negative edge of either $\overline{CE1}$ or \overline{ADV} whichever comes late. At least one valid clock edge must be input during $\overline{ADV}=L$.
 - *3: tvsck and tclck are applied to the 1st valid clock edge during ADV=L.




Note: This timing diagram assumes CE2=H, the valid clock edge on rising edge and BL=8 or 16.



Note: This timing diagram assumes CE2=H, the valid clock edge on rising edge and BL=8 or 16.




Synchronous Read Timing #3 (ADV Control)




See Note.


Note: This timing diagram assumes CE2=H, the valid clock edge on rising edge and BL=8 or 16.




Note: This timing diagram assumes CE2=H, the valid clock edge on rising edge and BL=8 or 16.




Note: This timing diagram assumes CE2=H, the valid clock edge on rising edge and BL=8 or 16.



Note: This timing diagram assumes CE2=H, the valid clock edge on rising edge and BL=8 or 16.




Notes *1: This timing diagram assumes CE2=H, the valid clock edge on rising edge and single write operation. *2: Write data is latched on the valid clock edge.



Note: This timing diagram assumes CE2=H, the valid clock edge on rising edge and BL=8 or 16.


TIMING DIAGRAMS (Continued)

Synchronous Read to Write Timing #2(ADV Control)



See Note.

Note: This timing diagram assumes CE2=H, the valid clock edge on rising edge and BL=8 or 16.




Note: This timing diagram assumes CE2=H, the valid clock edge on rising edge and BL=8 or 16.

TIMING DIAGRAMS (Continued)


Synchronous Write to Read Timing #2 (ADV Control)

See Note.




Note: This timing diagram assumes CE2=H, the valid clock edge on rising edge and BL=8 or 16.

■ TIMING DIAGRAMS (Continued)




Note: The tc2LH specifies after VDD reaches specified minimum level.

POWER-UP Timing #2




Note: The t_{CHH} specifies after V_{DD} reaches specified minimum level and applicable to both $\overline{CE}1$ and CE2.

TIMING DIAGRAMS (Continued)




Note: This Power Down mode can be also used as a reset timing if POWER-UP timing above could not be satisfied and Power-Down program was not performed prior to this reset.



Note: Both tchox and tchwx define the earliest entry timing for Standby mode.


If either of timing is not satisfied, it takes t_{RC} (min) period for Standby mode from $\overline{CE}1$ Low to High transition.

■ TIMING DIAGRAMS (Continued)



Notes *1: The all address inputs must be High from Cycle #1 to #5.

- *2: The address key must confirm the format specified in FUNCTIONAL DESCRIPTION. If not, the operation and data are not guaranteed.
- *3: After t_{CP} or t_{RC} following Cycle #6, the Configuration Register Set is completed and returned to the normal operation. t_{CP} and t_{RC} are applicable to returning to asynchronous mode and to synchronous mode respectively.
- *4: Byte read or write is available in addition to Word read or write. At least one byte control signal (LB or UB) need to be Low.



Notes *1: The all address inputs must be High from Cycle #1 to #5.

*2: The address key must confirm the format specified in FUNCTIONAL DESCRIPTION. If not, the operation and data are not guaranteed.

- *3: After tTRB following Cycle #6, the Configuration Register Set is completed and returned to the normal operation.
- *4: Byte read or write is available in addition to Word read or write. At least one byte control signal (LB or UB) need to be Low.

BONDING PAD

Bonding Pad Layout


Please contact local FUJITSU representative for pad layout and pad coordinate information.

Bonding Pad Description

Pin Name	Description
A ₂₁ to A ₀	Address Input
CE1	Chip Enable (Low Active)
CE2	Chip Enable (High Active)
WE	Write Enable (Low Active)
OE	Output Enable (Low Active)
LB	Lower Byte Control (Low Active)
UB	Upper Byte Control (Low Active)
CLK	Clock Input
ADV	Address Valid Input (Low Active)
WAIT	Wait Signal Output
DQ16-9	Upper Byte Data Input/Output
DQ8-1	Lower Byte Data Input/Output
Vdd	Power Supply
Vss	Ground
TEST/OPEN	Test/Open (This pad should be left open. Do not use.)

PACKAGE FOR ENGINEERING SAMPLES

Ball Assignment





Ball Description

Pin Name	Description
A ₂₁ to A ₀	Address Input
CE1	Chip Enable (Low Active)
CE2	Chip Enable (High Active)
WE	Write Enable (Low Active)
OE	Output Enable (Low Active)
LB	Lower Byte Control (Low Active)
UB	Upper Byte Control (Low Active)
CLK	Clock Input
ADV	Address Valid Input (Low Active)
WAIT	Wait Signal Output
DQ16-9	Upper Byte Data Input/Output
DQ8-1	Lower Byte Data Input/Output
Vdd	Power Supply
Vss	Ground
NC	No Connection


PACKAGE FOR ENGINEERING SAMPLES (Continued)


Package View





Package Dimensions





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3324 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/jp

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94088-3470, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999

http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

F0408 © 2003 - 2004 FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any thirdparty's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.