


64 STAGE STATIC SHIFT REGISTER

- FULLY STATIC OPERATION 16 MHz (Typ.) at V_{DD} V_{SS} = 15V
- STANDARD TTL DRIVE CAPABILITY ON Q OUTPUT
- RECIRCULATION CAPABILITY
- THREE CASCADING MODES:
 DIRECT CLOCKING FOR HIGH SPEED
 OPERATION
 DELAYED CLOCKING FOR REDUCED
 CLOCK DRIVE REQUIREMENTS
 ADDITIONAL 1/2 STAGE FOR SLOWS
 CLOCKS
- QUIESCENT CURRENT SPECIFIED UP TO 20V
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT I_I = 100nA (MAX) AT V_{DD} = 18V T_A = 25°C
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"

DESCRIPTION

The HCF4031B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP package.

This device is a static shift register that contains 64 D-type, master slave flip-flop stages and one stage which is a D-type master flip-flop only (referred to as a 1/2 stage). The logic level present




ORDER CODES

PACKAGE	TUBE	T & R
DIP	HCF4031BEY	

at the DATA input is transferred into the first stage and shifted one stage at each positive going-clock transition. Maximum clock frequencies up to 16 MHz (Typ.) can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the low or high state. The HCF4031B has a MODE CONTROL input that, when in the high state, allows operation in the recirculation mode. The MODE CONTROL input can also be used to select between two separate data sources. Register packages can be cascaded and the clock lines driven directly for high speed operation. Alternatively, a delayed clock output (CLD) is provided that enables cascading register


PIN CONNECTION



September 2001 1/9

packages while allowing reduced clock drive fan-out and transition time requirements. A third cascading option makes use of the Q' output from the 1/2 stage, which is available on the next

IINPUT EQUIVALENT CIRCUIT




negative going transition of the clock after the Q output occurs. This delayed output, like the delayed clock (CL_D), is used with clocks having slow rise and fall times.

PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
15	DATA IN	Data Input
2	CLOCK	Clock Input
10	MODE CON- TROL	Mode Control Input
9	CLOCK DELAYED	Delayed Clock Output
1	RECIRCU- LATIO IN	Recirculation Data In
5, 6, 7	Q', Q, Q	Data Outputs
3, 4, 11, 12, 13, 14	NC	Not Connected
8	V_{SS}	Negative Supply Voltage
16	V_{DD}	Positive Supply Voltage

FUNCTIONAL DIAGRAM



2/9

TRUTH TABLES

Input Control Circuit

DATA	RECIRCULATION	MODE CONTROL	BIT INTO STAGE 1
Н	Х	L	Н
L	X	L	L
X	Н	Н	Н
X	L	Н	L

Typical Stage


DATA	CLOCK	DATA+1
L	7	L
Н	Ь,	Н
X : Don't Care		NC

Output from Q'

DATA+64	CLOCK	DATA+64.5
L	L	L
Н	L	Н
Х		NC

X : Don't Care NC : No Change

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.5 to +22	V
V _I	DC Input Voltage	-0.5 to V _{DD} + 0.5	V
l _l	DC Input Current	± 10	mA
P _D	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T _{op}	Operating Temperature	-55 to +125	°C
T _{stg}	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V_{SS} pin voltage.



RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	3 to 20	V
V _I	Input Voltage	0 to V _{DD}	V
T _{op}	Operating Temperature	-55 to 125	°C

DC SPECIFICATIONS

			Test Con	dition		Value							
Symbol Parameter		VI	v _o	I _O		Т	A = 25°	С	-40 to	85°C	-55 to	125°C	Unit
		(V)	(V)	(μΑ)	(V)	Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
ΙL	Quiescent Current	0/5			5		0.04	5		150		150	
		0/10			10		0.04	10		300		300	^
		0/15			15		0.04	20		600		600	μΑ
		0/20			20		0.08	100		3000		3000	
V _{OH}	High Level Output	0/5		<1	5	4.95			4.95		4.95		
	Voltage	0/10		<1	10	9.95			9.95		9.95		V
		0/15		<1	15	14.95			14.95		14.95		
V _{OL}	Low Level Output	5/0		<1	5		0.05			0.05		0.05	
	Voltage	10/0		<1	10		0.05			0.05		0.05	V
		15/0		<1	15		0.05			0.05		0.05	
V _{IH}	V _{IH} High Level Input Voltage		0.5/4.5	<1	5	3.5			3.5		3.5		
			1/9	<1	10	7			7		7		V
			1.5/13.5	<1	15	11			11		11		
V_{IL}	Low Level Input		4.5/0.5	<1	5			1.5		1.5		1.5	
	Voltage		9/1	<1	10			3		3		3	V
			13.5/1.5	<1	15			4		4		4	
I _{OH}	Output Drive	0/5	2.5	<1	5	-1.36	-3.2		-1.1		-1.1		
	Current (Source) Q,	0/5	4.6	<1	5	-0.44	-1		-0.36		-0.36		mA
	Q, Q' CL _D	0/10	9.5	<1	10	-1.1	-2.6		-0.9		-0.9		ША
		0/15	13.5	<1	15	-3.0	-6.8		-2.4		-2.4		
I_{OL}	Output Sink	0/5	0.4	<1	5	1.74	4		1.43		1.43		
	Current Q	0/10	0.5	<1	10	4.42	10.4		3.74		3.74		mΑ
		0/15	1.5	<1	15	11.56	27.2		9.52		9.52		
I_{OL}	I _{OL} Output <u>Sin</u> k	0/5	0.4	<1	5	0.44	1		0.36		0.36		
	Current Q, Q', CL _D	0/10	0.5	<1	10	1.1	2.6		0.9		0.9		mΑ
		0/15	1.5	<1	15	3.0	6.8		2.4		2.4		
I _I	Input Leakage Current	0/18	Any In	put	18		±10 ⁻⁵	±0.1		±1		±1	μΑ
CI	Input Capacitance		Any In	put			5	7.5					pF

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD} =5V, 2V min. with V_{DD} =10V, 2.5V min. with V_{DD} =15V

4/9

$\textbf{DYNAMIC ELECTRICAL CHARACTERISTICS} \; (T_{amb} = 25^{\circ}\text{C}, \;\; C_{L} = 50 \text{pF}, \; R_{L} = 200 \text{K}\Omega, \;\; t_{f} = t_{f} = 20 \; \text{ns})$

	Parameter		Test Condition	,	Value (*	·)	Unit
Symbol		V _{DD} (V)		Min.	Тур.	Max.	
	Propagation Delay Time :	5			250	500	
t _{PLH} , t _{PLH}	Clock to Q', Clock to Q	10			110	220	ns
		15			90	180	
t _{PHL} ,	Propagation Delay Time :	5			190	380	
t _{PLH} , t _{PHL}	Clock to Q', Clock to Q	10			80	160	ns
		15			65	130	
	Propagation Delay Time :	5			100	200	
	Clock to CL _D	10			50	100	ns
		15			40	80	
t _{THL} ', t _{TLH}	Transition Time :	5			100	200	
	(any output, except Q)	10			50	100	ns
		15			40	80	
t _{THL} Trans	Transition Time :	5			50	100	
	(Q)	10			25	50	ns
		15			20	40	
t _{setup}	Data Setup Time	5			30	60	
		10			15	30	ns
		15			10	20	
t _{hold}	Data Hold Time	5			30	60	
		10			15	30	ns
		15			10	20	
t _W	Clock Pulse Width	5			120	240	
		10			50	100	ns
		15			40	80	
f _{MAX} (2)	Maximum Clock Input	5		2	4		
IVI/ UX	Frequency	10		5	10		MHz
		15		6	12		
t _r , t _f ⁽¹⁾	Clock Input Rise or Fall	5				1000	
	Time	10				1000	μs
		15				200	

a) Using Delayed Clock Feature in Recirculation Mode : $f_{MAX} = \frac{1}{(\text{n-1}) \text{ CLD prop. delay + Q prop. delay + setup time}}$ — where n = number of packages

b) Not Using Delayed Clock:


f_{MAX} = ropagation delay + setup time

477


^(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/°C.
(1) If more than one unit is cascaded, in the parallel clocked application, trCL should be made less than or equal to the sum of the propagation delay at 50pF and the transmission time of the output driving stage.
(2) Maximum Clock Frequency for cascaded units;

TYPICAL APPLICATIONS


CASCADING USING DIRECT CLOCKING FOR HIGH SPEED OPERATION (SEE CLOCK RISE AND FALL TIME REQUIREMENT)



CASCADING USING DELAYED CLOCKING FOR REDUCED CLOCK DRIVE REQUIREMENTS




CASCADING USING HALF CLOCK PULSE DELAYED DATA OUTPUT (Q') TO PERMIT USE OF SLOW RISE AND FALL TIME CLOCK INPUTS



A77


TEST CIRCUIT



 C_L = 50pF or equivalent (includes jig and probe capacitance) R_L = 200K Ω R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Plastic DIP-16 (0.25) MECHANICAL DATA

DIM		mm.		inch				
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.		
a1	0.51			0.020				
В	0.77		1.65	0.030		0.065		
b		0.5			0.020			
b1		0.25			0.010			
D			20			0.787		
Е		8.5			0.335			
е		2.54			0.100			
e3		17.78			0.700			
F			7.1			0.280		
I			5.1			0.201		
L		3.3			0.130			
Z			1.27			0.050		



8/9

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com

