

20-Channel Serial-Input Vacuum-Fluorescent Display Driver for Anode/Grid

Ordering Information

Device	Package Options		
	28 Pin Plastic DIP	28 Pin Plastic Chip Carrier	Die
HV5812	HV5812P	HV5812PJ	HV5812X

Features

- Operating voltage of up to 80V
- HVCMOS® technology for high performance
- High speed source driver
- Up to 3.3MHz data input rate
- 5.0V CMOS logic circuitry
- Excellent noise immunity
- Flexible high voltage supplies

General Description

The Supertex HV5812 is a 20-channel serial input vacuum fluorescent display driver. It combines a 20-bit CMOS shift register, data latches, and control circuitry with high voltage MOSFET outputs. The HV5812 is primarily designed for vacuum-fluorescent displays.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. Data input rates are typically over 5.0MHz with 5V logic supply. Especially useful for inter-digit blanking, the BLANKING input disables the output source drives and turns on the sink drivers. Use with TTL may require external pull-up resistors to ensure an input logic high.

Absolute Maximum Ratings¹

V _{DD} logic power supply voltage	-0.5V to +7.5V	
V _{PP} positive high voltage supply	-0.5V to +90V	
Logic input voltages	-0.3V to V _{DD} +0.3V	
Operating temperature range	-40°C to +85°C	
Storage temperature	-55°C to +150°C	
Power dissipation	28-pin PLCC ² 28-pin DIP ³	1.2 Watt 1.1 Watt

Notes:

1. All voltages are referenced to ground. Absolute maximum ratings are those values at which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.
2. For Operations above 25°C derate linearly to 85°C at 20mW/°C.
3. For Operations above 25°C derate linearly to 85°C at 18.3mW/°C.

Electrical Characteristics

DC Characteristics (Over recommended operating conditions, $T_A = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter		Min	Typ	Max	Units	Conditions
I_{DSS}	Output leakage current			-5.0	-15	μA	$V_{\text{OUT}} = 0\text{V}, T_A = +70^\circ\text{C}$
HV_{OH}	Output voltage		78	78.5		V	$I_{\text{OUT}} = -25\text{mA}, V_{\text{PP}} = 80\text{V}$
HV_{OL}	Output Voltage		$V_{\text{DD}} = 5\text{V}$	2.0	3.0	V	$I_{\text{OUT}} = 1.0\text{mA}$
I_{SINK}	Output pull-down current		$V_{\text{DD}} = 5\text{V}$	2.0	3.5	mA	$V_{\text{OUT}} = 5.0\text{V} \text{ to } V_{\text{PP}}$
V_{IH}	Logic input voltage		$V_{\text{DD}} = 5\text{V}$	3.5		5.3	V
V_{IL}	Logic input voltage			-0.3		0.8	V
I_{IH}	Logic input current		$V_{\text{DD}} = 5\text{V}$		0.05	0.5	μA
I_{IL}	Logic input current		$V_{\text{DD}} = 5\text{V}$		-0.05	-0.5	μA
V_{OH}	Serial data out		$V_{\text{DD}} = 5\text{V}$	4.5	4.7		V
V_{OL}	Serial data out		$V_{\text{DD}} = 5\text{V}$		200	250	mV
f_{CLK}	Maximum clock frequency		$V_{\text{DD}} = 5\text{V}$		7.5		MHz
I_{DDQ}	Supply current		$V_{\text{DD}} = 5\text{V}$		100	300	μA
			$V_{\text{DD}} = 5\text{V}$		100	300	μA
I_{PPQ}	Supply current				10	100	μA
			10	100	μA		
							Outputs high, no Load
							Outputs low, no Load

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V_{DD}	Supply voltage	4.5		5.5	V
V_{PP}	Supply voltage	20		80	V
T_A	Operating free-air temperature	-40		+85	$^\circ\text{C}$


Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD} .
3. Set all inputs (Data, CLK, etc.) to a known state.
4. Apply V_{PP} .


Power-down sequence should be the reverse of the above.

AC Characteristics ($T_A = 25^\circ\text{C}$, over operating conditions unless otherwise noted)


Symbol	Parameter		Min	Typ	Max	Units	Conditions
t_{PHL}	Blanking to output delay	$V_{DD} = 5\text{V}$		2000		ns	$C_L = 30\text{pF}$, 50% to 50%
t_{PLH}	Blanking to output delay	$V_{DD} = 5\text{V}$		1000		ns	$C_L = 30\text{pF}$, 50% to 50%
t_f	Output fall time	$V_{DD} = 5\text{V}$		1450		ns	$C_L = 30\text{pF}$, 90% to 10%
t_r	Output rise time	$V_{DD} = 5\text{V}$		650		ns	$C_L = 30\text{pF}$, 10% to 90%
t_{su}	Data set-up time		75			ns	See timing diagram
t_h	Data hold time		75			ns	See timing diagram
t_{pwd}	Minimum data pulse width		150			ns	See timing diagram
t_{pwclk}	Minimum clock pulse width		150			ns	See timing diagram
t_{cks}	Minimum time between clock activation and strobe		300			ns	See timing diagram
t_{pws}	Minimum strobe pulse width		100			ns	See timing diagram
t_{sto}	Typical time between strobe activation and output transition			500		ns	See timing diagram

Input and Output Equivalent Circuits

Timing Diagram



Block Diagram



Function Table

Serial Data Input	Clock Input	Shift Register Contents					Serial Data Output	Strobe Input	Latch Content					Blanking	Output Content							
		I_1	I_2	I_3	\dots	I_{N-1}	I_N		I_1	I_2	I_3	\dots	I_{N-1}	I_N	I_1	I_2	I_3	\dots	I_{N-1}	I_N		
H	L to H	H	R_1	R_2	\dots	R_{N-2}	R_{N-1}	R_{N-1}														
L	L to H	L	R_1	R_2	\dots	R_{N-2}	R_{N-1}		R_{N-1}													
X	H to L	R_1	R_2	R_3	\dots	R_{N-1}	R_N	R_N														
		X	X	X	\dots	X	X	X		X	L	R_1	R_2	R_3	\dots	R_{N-1}	R_N					
		P_1	P_2	P_3	\dots	P_{N-1}	P_N	P_N	H	P_1	P_2	P_3	\dots	P_{N-1}	P_N	L	P_1	P_2	P_3	\dots	P_{N-1}	P_N

Note:

L = Low Logic Level

H = High Logic Level

X = Irrelevant

P = Present State

R = Previous State

Pin Configuration

HV5812

28-pin PLCC and DIP

Pad	Function
1	V_{PP}
2	Data Out
3	$HV_{OUT\ 20}$
4	$HV_{OUT\ 19}$
5	$HV_{OUT\ 18}$
6	$HV_{OUT\ 17}$
7	$HV_{OUT\ 16}$
8	$HV_{OUT\ 15}$
9	$HV_{OUT\ 14}$
10	$HV_{OUT\ 13}$
11	$HV_{OUT\ 12}$
12	$HV_{OUT\ 11}$
13	Blank
14	GND
15	Clock
16	Strobe
17	$HV_{OUT\ 10}$
18	$HV_{OUT\ 9}$
19	$HV_{OUT\ 8}$
20	$HV_{OUT\ 7}$
21	$HV_{OUT\ 6}$
22	$HV_{OUT\ 5}$
23	$HV_{OUT\ 4}$
24	$HV_{OUT\ 3}$
25	$HV_{OUT\ 2}$
26	$HV_{OUT\ 1}$
27	Data In
28	V_{DD}

Package Outlines

