

P54/74FCT3646C/D—P54/74FCT3648C/D 3.3 VOLT OCTAL TRANSCEIVER/REGISTER

FEATURES

- Function and Drive Compatible with the Fastest TTL Logic
- Inputs and Outputs Interface with TTL Logic Levels
- 3.3V \pm 0.2V Power Supply and CMOS for Lowest Power Dissipation
- FCT3-D speed at 4.6ns max. (Com'l)
FCT3-C speed at 5.4ns max. (Com'l)
- Edge-rate Control Circuitry for Significantly Improved Switching Characteristics
- ESD protection exceeds 2000V
- 64 mA Sink Current (Com'l), 48 mA (Mil)
15mA Source Current (Com'l), 12 mA (Mil)
- Multiple Center Power and Ground Pins
- Input Clamp Diodes to Limit Bus Reflections
- Independent Register for A and B Buses
- Choice of Non-Inverting and Inverting Data Paths
- Multiplexed Real-Time and Stored Data Transfer
- 3-State Output
- Manufactured in 0.4 micron PACE Technology™

DESCRIPTION

The 'FCT3646 and 'FCT3648 consist of a bus transceiver circuit with 3-state, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Enable Control \bar{G} and direction pins are provided to control the transceiver function.


In the transceiver mode, data present at the high impedance port may be stored in either the A or B register, or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control \bar{G} is Active LOW. In the isolation mode (enable Control \bar{G}

HIGH), A data may be stored in the B register and/or B data may be stored in the A register.


The 'FCT3646 and 'FCT3648 are manufactured with PACE III Technology™ which is Performance Advanced CMOS Engineered with two-level metal and epitaxial substrates to use 0.4 micron effective channel lengths giving 250 picosecond loaded* internal gate delays. The nominal supply voltage is reduced from the conventional 5.0V to 3.3V, thus reducing output swings dramatically. This, together with the (lower inductance) center power and ground pins, significantly reduces noise and ground bounce that would otherwise occur for very high-speed circuitry.

*For a fan-in/fan-out of 4 at 85°C junction temperature and a 3.3V power supply.


LOGIC SYMBOL



PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM




1558 03

PIN DESCRIPTION


Pin Names	Description
A ₁ -A ₈	Data Register A Inputs Data Register B Outputs
B ₁ -B ₈	Data Register B Inputs Data Register A Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
\bar{G} , DIR	Output Enable Inputs

1558 Tbl 01




DIR \bar{G} CPAB CPBA SAB SBA
 L X X X L

REAL-TIME TRANSFER
BUS B TO BUS A




DIR \bar{G} CPAB CPBA SAB SBA
H L X X L X

REAL-TIME TRANSFER
BUS A TO BUS B



DIR \bar{G} CPAB CPBA SAB SBA
H L X X X X

STORAGE FROM
A AND/OR B



DIR⁽¹⁾ \bar{G} CPAB CPBA SAB SBA
L H L X H or L X H X

TRANSFER STORED
DATA TO A AND/OR B

1558 04

Note:

1. Cannot transfer data to A bus and B bus simultaneously.

FUNCTION TABLE

Inputs							Data I/O ¹		Operation or Function	
\bar{G}	DIR	CPAB	CPBA	SAB	SBA		A ₁ thru A ₈	B ₁ thru B ₈	'FCT3646	'FCT3648
H	X	H or L	H or L	X	X		Input	Input	Isolation	Isolation
H	X			X	X				Store A and B Data	Store A and B Data
L	L	X	X	X	L		Output	Input	Real Time B Data to A Bus	Real Time \bar{B} Data to A Bus
L	L	X	H or L	X	H				Stored B Data to A Bus	Stored \bar{B} Data to A Bus
L	H	X	X	L	X		Input	Output	Real Time A Data to B Bus	Real Time \bar{A} Data to B Bus
L	H	H or L	X	H	X				Stored A Data to B Bus	Stored \bar{A} Data to B Bus

Notes:

1. The data output functions may be enabled or disabled by various signals at the \bar{G} or DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.
2. H = HIGH, L = LOW, X = Don't Care, \lceil = LOW-to-HIGH Transition

1558 Tbl 02

