

# HM574256 Series


262,144-Word x 4-Bit High Speed Dynamic Random Access Memory

## DESCRIPTION

The Hitachi HM574256 is a super high speed dynamic RAM organized 262,144-word x 4-bit. HM574256 has realized higher density, higher performance and various functions by employing 1.3  $\mu\text{m}$  Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM574256 offers 2-bit static column mode as a high speed access mode.

## FEATURES

- Single
  - 5V ( $\pm 10\%$ ) for HM574256JP/ZP-40/45
  - 5V ( $\pm 5\%$ ) for HM574256JP/ZP-35R
- High Speed
  - Access Time ..... 35 ns/40 ns/45 ns (max)
- 512 Refresh Cycles ..... (4 ms)
- 2 Variations of Refresh
  - CE Refresh
  - Automatic Refresh
- 2 Bits Static Column Mode



## ORDERING INFORMATION



Part No.	Access Time	Package	Note
HM574256JP-35R	35 ns	300 mil 28-pin Plastic SOJ (CP-28DN)	
HM574256JP-40	40 ns		
HM574256JP-45	45 ns		
HM574256ZP-35R	35 ns	400 mil 28-pin Plastic ZIP (ZP-28)	1
HM574256ZP-40	40 ns		1
HM574256ZP-45	45 ns		1

Note: 1. ZIP type products are preliminary.

## PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>8</sub>	Address Input for $\overline{\text{CE}}$ Refresh
A <sub>9</sub> -A <sub>16</sub>	Address Input
A <sub>17</sub>	Address Input for Static Column Mode
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Read/Write Enable
I/O <sub>0</sub> -I/O <sub>4</sub>	Data-in/Data-out
$\overline{\text{RF}}$	Refresh Control
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground

## PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0 to +7.0	V
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0 to +7.0	V
Short Circuit Output Current	I <sub>OS</sub>	50	mA
Power Dissipation	P <sub>T</sub>	0.8	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V	1
		4.50		5.50		
Input High Voltage	V <sub>IH</sub>	2.4	—	6.5	V	1, 3
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V	1, 2

Notes: 1. All voltage referenced to V<sub>SS</sub>.

2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

3. The V<sub>IH</sub> level of  $\overline{OE}$  shall be lower than V<sub>CC</sub> + 0.5V.

• DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>SS</sub> = 0V)

(V<sub>CC</sub> = 5V ± 10% for HM574256JP-40/45)

(V<sub>CC</sub> = 5V ± 10% for HM574256JP-35R)

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Normal Operating Current	I <sub>CCA</sub>	See Figure 2						mA		1
Refresh Current	I <sub>CCR</sub>	See Figure 2						mA		1
Standby Current	I <sub>CCS</sub>	—	5	—	5	—	5	mA		
Input Leakage Current	I <sub>LI</sub>	-10	10	-10	10	-10	10	μA	0V < V <sub>in</sub> < 7V	2
Output Leakage Current	I <sub>LO</sub>	-10	10	-10	10	-10	10	μA	0V ≤ V <sub>out</sub> ≤ 7V, D <sub>out</sub> = Disable	



• **DC Electrical Characteristics** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{SS} = 0\text{V}$ )  
 ( $V_{CC} = 5\text{V} \pm 10\%$  for HM574256JP-40/45)  
 ( $V_{CC} = 5\text{V} \pm 10\%$  for HM574256JP-35R) (continued)

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Output High Voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High $I_{out} = -4\text{mA}$	
Output Low Voltage	$V_{OL}$	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 8\text{mA}$	

Notes: 1.  $I_{CC}$  depends on output loading condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.  
 2. The  $V_{in}$  level of  $\overline{OE}$  that is  $I_{LI}$  test condition of  $\overline{OE}$  must be lower than  $V_{CC} + 0.5\text{V}$ .




Figure 2.  $I_{CCA}$ ,  $I_{CCR}$  vs  $T_{cycle}$

• **Capacitance** ( $T_A = 25^\circ\text{C}$ )  
 ( $V_{CC} = 5\text{V} \pm 5\%$  for HM574256JP-40/45)  
 ( $V_{CC} = 5\text{V} \pm 5\%$  for HM574256JP-35R)

Parameter	Symbol	Typ	Max	Unit	Note	
Input Capacitance	Address, Data-in	$C_{in1}$	—	5	pF	1
	Clock ( $\overline{CE}$ , $\overline{OE}$ )	$C_{in2}$	—	5	pF	1
	Clock ( $\overline{WE}$ , $\overline{RF}$ )	$C_{in3}$	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2	

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
 2.  $\overline{OE}$ ,  $\overline{CE} = V_{IH}$  to disable  $D_{out}$ .

• **AC Characteristics** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{SS} = 0\text{V}$ )<sup>1</sup>  
 ( $V_{CC} = 5\text{V} \pm 10\%$  for HM574256JP-40/45)  
 ( $V_{CC} = 5\text{V} \pm 10\%$  for HM574256JP-35R)

**Test Conditions**

Input pulse levels:  $V_{IH} = 3.0\text{V}$ ,  $V_{IL} = 0\text{V}$   
 Transition time:  $t_r = 3\text{ns}$   
 Input timing reference levels: High = 2.4V, Low = 0.8V (See Figure 3.)  
 Output timing reference levels: High = 2.4V, Low = 0.4V  
 Output load: See Figure 4.




Figure 3. Input Pulse




Figure 4. Output Load



## Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read/Write Cycle Time	t <sub>CC</sub>	75	—	85	—	90	—	ns	
CE Pulse Width	t <sub>CE</sub>	35	5000	40	5000	45	5000	ns	
CE Precharge Time	t <sub>CP</sub>	34	—	39	—	39	—	ns	
Address Setup Time	t <sub>AS</sub>	0	—	0	—	0	—	ns	
Address Hold Time	t <sub>AH</sub>	5	—	5	—	5	—	ns	
Transition Time (Rise and Fall)	t <sub>T</sub>	1	10	1	10	1	10	ns	
Refresh Period	t <sub>REF</sub>	—	4	—	4	—	4	ms	

## Read Cycle

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{CE}$	t <sub>ACS</sub>	—	35	—	40	—	45	ns	
Address Access Time	t <sub>AA</sub>	—	25	—	30	—	30	ns	
Access Time from $\overline{OE}$	t <sub>OAC</sub>	—	20	—	25	—	25	ns	
Setup Time On Read	t <sub>RS</sub>	0	—	0	—	0	—	ns	
Hold Time on Read	t <sub>RH</sub>	5	—	5	—	5	—	ns	
$\overline{OE}$ Setup Time	t <sub>OES</sub>	5	—	5	—	5	—	ns	
$\overline{OE}$ Enable to Output in Low-Z	t <sub>LZ</sub>	0	—	0	—	0	—	ns	
$\overline{OE}$ Disable to Output in High-Z	t <sub>HZ</sub>	—	15	—	20	—	20	ns	
Output Hold Time from Address	t <sub>AOH</sub>	3	—	3	—	3	—	ns	
Output Hold Time from $\overline{CE}$	t <sub>COH</sub>	0	—	0	—	0	—	ns	
$\overline{CE}$ to $\overline{OE}$ Precharge Time	t <sub>COP</sub>	10	—	10	—	10	—	ns	

## Write Cycle

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Data Setup Time	t <sub>DW</sub>	20	—	25	—	30	—	ns	
Data Hold Time	t <sub>DH</sub>	5	—	5	—	5	—	ns	
Setup Time on Early Write	t <sub>ES</sub>	5	—	5	—	5	—	ns	
$\overline{WE}$ Pulse Width	t <sub>WP</sub>	25	—	30	—	35	—	ns	
Write Hold Time from $\overline{CE}$	t <sub>WH</sub>	35	—	40	—	45	—	ns	
$\overline{WE}$ Enable to Output in High-Z	t <sub>WZ</sub>	—	15	—	20	—	20	ns	
$\overline{OE}$ to $D_{in}$ Delay Time	t <sub>ODD</sub>	15	—	20	—	20	—	ns	
$\overline{OE}$ Hold Time from $\overline{WE}$	t <sub>OEH</sub>	15	—	20	—	20	—	ns	
$\overline{CE}$ Setup Time from $D_{in}$	t <sub>DZC</sub>	0	—	0	—	0	—	ns	

## Read-Modify-Write Cycle

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{WE}$ Delay Time from $\overline{CE}$	$t_{CWD}$	35	—	40	—	45	—	ns	

## Refresh Cycle

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{RF}$ Setup Time	$t_{FS}$	5	—	5	—	5	—	ns	
$\overline{RF}$ Hold Time	$t_{FH}$	15	—	15	—	15	—	ns	
Mode Selection Setup Time	$t_{MS}$	0	—	0	—	0	—	ns	
Mode Selection Hold Time	$t_{MH}$	15	—	20	—	20	—	ns	
Setup Time on $\overline{CE}$ Refresh	$t_{CRS}$	15	—	20	—	20	—	ns	


## Static Column Mode Cycle

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Static Column Address Setup Time	$t_{ASZ}$	20	—	25	—	25	—	ns	
Address Setup Time to $\overline{WE}$	$t_{WS}$	0	—	0	—	0	—	ns	
Address Hold Time from $\overline{WE}$	$t_{WR}$	0	—	0	—	0	—	ns	

- Notes:
1. If  $t_{OES} > t_{OES}(\text{min})$  and  $\overline{OE}$  is held at low level,  $D_{out}$  will be valid until the next negative transition of  $\overline{CE}$ .
  2. Both  $t_{WH}$  and  $t_{WP}$  must be satisfied for a delayed write cycle.
  3. If  $t_{COP} < t_{COP}(\text{min})$ ,  $D_{out}$  cannot be guaranteed to be in high impedance.
  4. If the negative transition of  $\overline{OE}$  occurs before that of  $\overline{CE}$ ,  $t_{LZ}$  is controlled by  $\overline{CE}$ .
  5.  $t_{WP}$  and  $t_{DW}$  are specified by the positive transition of  $\overline{CE}$  or  $\overline{WE}$  whichever occurs earlier.
  6. When  $\overline{WE}$  goes low,  $D_{out}$  becomes high impedance and is held in this condition to the next cycle. If the negative transition of  $\overline{WE}$  occurs before that of  $\overline{CE}$ ,  $D_{out}$  is controlled by  $\overline{CE}$ .  $t_{WZ}$  defines the time at which the output achieves the open circuit condition.
  7. If  $t_{ES} > t_{ES}(\text{min})$ , the cycle is early write and  $D_{out}$  is in high impedance.
  8. In static column mode cycles, read operation cannot be performed after write operation.
  9. Both  $t_{AH}$  and  $t_{WR}$  must be satisfied for a write cycle.
  10.  $t_{HZ}$  defines the time at which the output achieves the open circuit condition.
  11. An initial pause of 100  $\mu\text{s}$  is required after power-up, then execute at least eight  $\overline{CE}$  refresh cycles.
  12. During I/O pins are in the output state, Data-in shall not be applied to I/O pins. So, in all write cycles (early write, delayed write and read-modify-write),  $\overline{OE}$  must go to high level to disable the output buffer prior to applying data to the device.
  13. In static column mode cycle, there must not be any invalid address inputs for static column mode (A17) which are less than  $t_{AA}$ .

■ TIMING WAVEFORMS


• Read/Read Cycle




0062-7



• Read/Early Write Cycle



• Read/Delayed Write Cycle




0082-9






• Read/Read Cycle ( $\overline{OE} = V_{IL}$ )




• Read-Modify-Write Cycle




0082-11




• Automatic Refresh Cycle




• CE Refresh



• Static Column Mode Read Cycle




• Static Column Mode Read Cycle ( $\overline{OE} = V_{IL}$ )




0082-15



• Static Column Mode Write Cycle<sup>8</sup> (1st Cycle = Early Write Cycle)



• Static Column Mode Write Cycle<sup>8</sup> (1st Cycle = Delayed Write Cycle)











T-90-20

Unit: mm (inch) Scale 3/2







• Dual-in-line Plastic



• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2




• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

T-90-20

## • DP-28C



## • DP-28N




• Zigzag-in-line Plastic


HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2

• ZP-20




• ZP-24




T-90-20

• ZP-28



• ZP-40




• Flat Package (J-bend Leads)

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

T-90-20


## • CP-20D




## • CP-20DA




## • CP-24D



## • CP-28D




## • CP-40D



**HITACHI**

• TSOP (Thin Small Outline Packagr<sup>n</sup>) HITACHI/ LOGIC/ARRAYS/MEM Unit: mm (inch) Scale 3/2


• TFP-20DA




• TFP-20DAR



T-90-20



• TTP-20D



• TTP-20DR

