#### **Features**

- Low Current Consumption:  $I_{VDD}$  < 25  $\mu$ A
- RC Oscillator
- Internal Reset During Power-up and Supply Voltage Drops (POR)
- "Short" Trigger Window for Active Mode
- "Long" Trigger Window for Sleep Mode
- Cyclical Wake-up of the Microcontroller in Sleep Mode
- Trigger Input
- Single Wake-up Input
- Reset Output
- Enable Output

# 1. Description

The digital window watchdog timer, ATA5021, is designed in Atmel<sup>®</sup>'s state-of-the-art 0.8 µm SOI technology SMART-I.S.<sup>™</sup>1. In applications where safety is critical, it is especially important to monitor the microcontroller. Normal microcontroller operation is indicated by a cyclically transmitted trigger signal, which is received by a window watchdog timer within a defined time window.

A missing or a wrong trigger signal causes the watchdog timer to reset the microcontroller. The IC is tailored for microcontrollers, which can work in both full-power and sleep mode. With an additional voltage monitoring (power-on reset and supply voltage drop reset), the ATA5021 offers a complete monitoring solution for micro-systems in automotive and industrial applications.



# Digital Window Watchdog Timer

**ATA5021** 


www.DataSheet4U.com

AMEL

9145D-AUTO-05/10



Figure 1-1. Block Diagram with External Circuit



# 2. Pin Configuration

Figure 2-1. Pinning SO8




Table 2-1. Pin Description

Pin	Symbol	Function
1	WUP	Wake-up input (pull-down resistor) There is one digitally debounced wake-up input. During the long watchdog window, each signal slope at the input initiates a reset pulse at pin 5.
2	TRG	Trigger input (pull-up resistor) It is connected to the microprocessor's trigger signal.
3	MODE	Mode input (pull-up resistor) The processor's mode signal initiates the switchover between the long and the short watchdog time.
4	ENA	Enable output (push-pull) It is used for the control of peripheral components. It is activated after the processor triggers three times correctly.
5	RESET	Reset output (open drain) Resets the processor in the case of under-voltage condition, a wrong trigger event or if a wake-up event occurs during long watchdog period.
6	VDD	Supply voltage
7	GND	Ground, reference voltage
8	OSC	RC oscillator





# 3. Functional Description

# 3.1 Supply Voltage, Pin 6

The ATA5021 requires a stabilized supply voltage  $V_{DD}$  = 5V ±10% to comply with its electrical characteristics. An external buffer capacitor of C = 10 nF may be connected between pin 6 and GND.

## 3.2 RC Oscillator, Pin 8

The clock frequency, f, can be adjusted by the components  $R_1$  and  $C_1$  according to the formula:

$$f = \frac{1}{T}$$
 with

$$T = 0.18 \times (C_1 + C_{board} + 0.016) + 0.35 + [1.59 - (C_1 + C_{board} + 0.016)/85] \times R_1 \times (C_1 + C_{board} + 0.016)$$

 $R_1$  (k $\Omega$ ) = external resistor at pin 8

C<sub>1</sub> (nF) = external capacitor at pin 8

 $C_{board} = 0.004$  nF; this is the parasitic test board capacity caused by additional wiring on the test assembly. With frequency calculations of original boards, this parasitic capacitor can be omitted.

Table 3-1. Comparison Table Clock Period Calculation versus Measurement on Test Board

R1 (kΩ)	C1 (nF)	Period "T" (μs) by New Formula	Period "T" (µs) by Measurement	Deviation of New Formula versus Measurement
10.00	0.23	4.36	4.33	-0.3%
10.00	0.47	8.20	8.30	1.8%
10.00	1.04	17.26	17.10	1.4%
10.00	4.75	74.40	74.50	1.5%
10.00	10.49	156.30	152.00	-2.2%
32.91	0.23	13.45	13.25	-0.4%
32.91	0.47	25.99	26.13	1.9%
32.91	1.04	55.57	55.00	1.2%
32.91	4.75	242.10	241.50	1.2%
32.91	10.49	509.25	505.00	1.6%
46.70	0.23	18.92	18.50	-1.2%
46.70	0.47	36.69	36.63	0.8%
46.70	1.04	78.63	78.25	1.7%
46.70	4.75	343.03	341.25	0.6%
46.70	10.49	721.70	700.00	-1.6%
68.00	0.23	27.38	26.75	-1.4%
68.00	0.47	53.22	53.25	1.4%
68.00	1.04	114.25	112.50	1.5%
68.00	4.75	498.94	497.50	1.2%
68.00	10.49	1049.85	1020.00	0.0%
81.20	0.23	32.61	31.88	-1.1%

Table 3-1.	Comparison	Table Clock Period (	Calculation versus Mea	surement on Test Board
R1 (kΩ)	C1 (nF)	Period "T" (μs) by New Formula	Period "T" (µs) by Measurement	Deviation of New Formula versus Measurement
81.20	0.47	63.47	63.75	1.6%
81.20	1.04	136.32	135.00	1.9%
81.20	4.75	595.56	592.50	0.7%
81.20	10.49	1253.21	1240.00	1.3%
100.00	0.23	40.07	38.88	-2.1%
100.00	0.47	78.07	78.00	1.2%
100.00	1.04	167.76	164.00	-1.7%
100.00	4.75	733.17	730.00	0.9%
100.00	10.49	1542.84	1530.00	0.5%
119.50	0.23	47.81	46.38	-1.7%
119.50	0.47	93.20	93.00	0.8%
119.50	1.04	200.37	200.25	1.1%
119.50	4.75	875.90	870.00	0.5%
119.50	10.49	1843.26	1835.00	0.9%

 Table 3-1.
 Comparison Table Clock Period Calculation versus Measurement on Test Board

The clock frequency determines all time periods of the logical part as shown in Section 7. "Electrical Characteristics" on page 9 under the subheading "Timing".


## 3.3 Supply Voltage Monitoring, Pin 5

During ramp-up of the supply voltage and in the case of supply-voltage drops, the integrated power-on reset (POR) circuitry sets the internal logic to a defined basic status and generates a reset pulse at the reset output, pin 5. A hysteresis in the POR threshold prevents the circuit from oscillating. During ramp-up of the supply voltage, the reset output stays active for a specified period of time  $(t_0)$  in order to bring the microcontroller into its defined reset status (see Figure 3-1 on page 5).

#### 3.4 Switch-over Mode Time, Pin 3

The switch-over mode time enables the synchronous operation of microcontroller and watchdog. When the power-on reset time has elapsed, the watchdog has to be switched to monitoring mode by the microcontroller by a "low" signal transmitted to the mode pin (pin 3) within the time-out period,  $t_1$ . If the low signal does not occur within t1 (see Figure 3-1 on page 5), the watchdog generates a reset pulse,  $t_6$ , and  $t_1$  starts again. Microcontroller and watchdog are synchronized with the switch-over mode time,  $t_1$ , each time a reset pulse is generated.

Figure 3-1. Power-on Reset and Switch-over Mode







#### 3.5 Microcontroller in Active Mode

#### 3.5.1 Monitoring with the "Short" Trigger Window

After the switch-over mode, the watchdog operates in short watchdog mode and expects a trigger pulse from the microcontroller within the defined time window,  $t_3$ , (enable time). The watchdog generates a reset pulse which resets the microcontroller if:

- · the trigger pulse duration is too long
- the trigger pulse is within the disable time, t<sub>2</sub>
- there is no trigger pulse

Figure 3-2 shows the pulse diagram with a missing trigger pulse.

Figure 3-2. Pulse Diagram with no Trigger Pulse during the Short Watchdog Time





Figure 3-3 shows a correct trigger sequence. The positive edge of the trigger signal starts a new monitoring cycle with the disable time, t<sub>2</sub>. To ensure correct operation of the microcontroller, the watchdog needs to be triggered three times correctly before it sets its enable output. This feature is used to activate or deactivate safety-critical components, which have to be switched to a certain condition (emergency status) in the case of a microcontroller malfunction. As soon as there is an incorrect trigger sequence, the enable signal is reset and it takes a sequence of three correct triggers before enable is active. For proper operation, the trigger pulse duration must be longer than the input signal debounce time (see item 4.2 in Section 7. "Electrical Characteristics" on page 9) and must not exceed the maximum duration of 45 clock cycles (see item 4.4 in Section 7. "Electrical Characteristics" on page 9).

Figure 3-3. Pulse Diagram of a Correct Trigger Sequence during the Short Watchdog Time



### 3.6 Microcontroller in Sleep Mode


#### 3.6.1 Monitoring with the "Long" Trigger Window

The long watchdog mode allows cyclical wake-up of the microcontroller during sleep mode. As in short watchdog mode, there is a disable time,  $t_4$ , and an enable time,  $t_5$ , in which a trigger signal is accepted. The watchdog can be switched from the short trigger window to the long trigger window with a "high" potential at the mode pin (pin 3). In contrast to the short watchdog mode, the time periods are now much longer and the enable output remains inactive so that other components can be switched off to effect a further decrease in current consumption. As soon as a wake-up signal at the wake-up input (pins 1) is detected, the long watchdog mode ends, a reset pulse wakes-up the sleeping microcontroller and the normal monitoring cycle starts with the mode switch-over time.

Figure 3-4 shows the switch-over from the short to the long watchdog mode. The wake-up signal during the enable time,  $t_5$ , activates a reset pulse,  $t_6$ .

The watchdog can be switched back from the long to the short watchdog mode with a low potential at the mode pin (pin 3).

Figure 3-4. Pulse Diagram of the Long Watchdog Time



#### 3.7 Reset-Out, Pin 5

The Reset-out pin functionality is guaranteed for supply voltage down to 1V. In case of a voltage drop, the microcontroller gets a reset up to that value.






# 4. State Diagram

The kernel of the watchdog is a finite state machine. Figure 4-1 shows the state diagram with all possible states and transmissions. Many transmissions are controlled by an internal timer. The numbers for the time-outs are the same as on the pulse diagrams.

Figure 4-1. State Diagram of the Finite State Machine



#### Notes:

- 1. mode\_d and trg\_d are the debounced signals of the MODE and TRG pins
- 2. wedge is the detection of a signal edge on the wake-up pin after the deboucing time
- 3.  $trg\_ok$  is valid for once cycle after the rising edge on  $trg\_d$

www.Data 4 trg\_err is valid if the low period of trg\_d is too long

# 5. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Pin	Symbol	Min.	Max.	Unit
Voltage range on pin VDD		$V_{VDD,max}$	-0.4	+6.5	V
Voltage range on pins		$V_{IO,max}$	-0.4	V <sub>VDD</sub> + 0.4	V
Output current		I <sub>OUT,max</sub>	-2	+2	mA
HBM ESD ANSI/ESD-STM5.1 JESD22-A114 AEC-Q100 (002)		V <sub>ESD,HBM</sub>	±2		kV
Ambient temperature range		T <sub>amb</sub>	-40	+125	°C
Storage temperature range		T <sub>sto</sub>	<b>–</b> 55	+150	°C

## 6. Thermal Resistance

Parameters	Symbol	Value	Unit
Thermal case resistance junction ambient	R <sub>thJA</sub>	180	K/W

## 7. Electrical Characteristics

 $V_{VDD} = 5V$ ,  $T_{amb} = -40$ °C to +125°C, reference point is pin 7, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
Power 9	Supply								
1.1	Current Consumption	$V_{VDD} = 5V$ $R_1 = 66 \text{ k}\Omega$ $C_1 = 470 \text{ pF}$	6	I <sub>VDD</sub>			25	μА	Α
1.2	Power-on-reset	Release reset state with rising supply voltage	6	V <sub>POR1</sub>	3.9		4.5	V	Α
1.3	- Fower-on-reset	Get reset state with falling supply voltage	6	V <sub>POR2</sub>	3.8		4.4	V	Α
1.4	POR hysteresis		6	$V_{POR,hys}$	40		200	mV	Α
1.5	Reset Level for low V <sub>DD</sub>	$V_{VDD} = 1V$ to $V_{POR1}$ $I_{RTO} = 300 \mu A$	5	V <sub>RST</sub>			0.1	V <sub>VDD</sub>	Α
Inputs									
2.1	Logical "high"	$V_{VDD} = 5V$	1, 2, 3	$V_{IH}$	3.4			V	Α
2.2	Logical "low"	$V_{VDD} = 5V$	1, 2, 3	$V_{IL}$			1.6	V	Α
2.3	Hysteresis	$V_{VDD} = 5V$	1, 2, 3	V <sub>IN_hys</sub>	0.6	1	1.4	V	Α
2.4	Pull-down current	$V_{IN} = 5V$ $V_{VDD} = 5V$	1	I <sub>PD</sub>	5		20	μΑ	Α
2.5	Pull-up current	$V_{IN} = 0V$ $V_{VDD} = 5V$	2, 3	I <sub>PU</sub>	-20		<b>-</b> 5	μΑ	Α

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Frequency deviation also depends on the tolerances of the external components

2. Cycle = Period of clock frequency (see Section 3.2 on page 4)





# 7. Electrical Characteristics (Continued)

 $V_{VDD} = 5V$ ,  $T_{amb} = -40$ °C to +125°C, reference point is pin 7, unless otherwise specified.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
Output	S				1	'		'	
3.1	Maximum output current		4, 5	I <sub>OUT</sub>	-2		+2	mA	С
3.2	Logical output "low"	I <sub>OUT</sub> = 1 mA	4, 5	V <sub>OL</sub>			0.2	V	Α
3.3	Logical output "high"	I <sub>OUT</sub> = -1 mA	4	V <sub>OH</sub>	V <sub>VDD</sub> – 0.2			V	А
3.4	Leakage current	V <sub>OUT</sub> = 5V	5	I <sub>leak</sub>			2	μΑ	Α
Timing									
4.1	Frequency deviation (1)	$R_1 = 66 \text{ k}\Omega$ $C_1 = 470 \text{ pF}$ $V_{VDD} = 4.5 \text{V to } 5 \text{V}^{(2)}$	8	f <sub>dev</sub>			5	%	С
4.2	Debounce time		2,3	t <sub>deb1</sub>	3		4	Cycle	D
4.3	Debounce time		1	t <sub>deb2</sub>	96		128	Cycle	D
4.4	Maximum trigger pulse length		3	t <sub>trgmax</sub>		45		Cycle	D
4.5	Power-up reset time			t <sub>o</sub>		201		Cycle	D
4.6	Switch-over mode time			t <sub>1</sub>		1112		Cycle	D
4.7	Disable time	Short watchdog window		t <sub>2</sub>		130		Cycle	D
4.8	Enable time	Short watchdog window		t <sub>3</sub>		124		Cycle	D
4.9	Disable time	Long watchdog window		t <sub>4</sub>		71970		Cycle	D
4.10	Enable time	Long watchdog window		t <sub>5</sub>		30002		Cycle	D
4.11	Reset-out time			t <sub>6</sub>		40		Cycle	D

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Frequency deviation also depends on the tolerances of the external components

2. Cycle = Period of clock frequency (see Section 3.2 on page 4)


# 8. Ordering Information


Extended Type Number	Package	Remarks
ATA5021-TAPY	SO8	Taped and reeled, Pb-free, small reel
ATA5021-TAQY	SO8	Taped and reeled, Pb-free, big reel


# 9. Package Information

Package: SO 8

Dimensions in mm









technical drawings according to DIN specifications

Drawing-No.: 6.541-5031.01-4

Issue: 1; 15.08.06



# 10. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History		
9145D-AUTO-05/10	Section 3.2 "RC Oscillator, Pin 8" on pages 4 to 5 changed		
9145C-AUTO-09/09	<ul> <li>Section 3.2 "RC Oscillator, Pin 8" on page 4 changed</li> <li>El. Char. Table: rows 3.1, 3.2, 3.3 changed</li> </ul>		
9145B-AUTO-05/09	<ul> <li>Put datasheet in the newest template</li> <li>Section 3.2 ""RC Oscillator, Pin 8" on pages 4 to 6 updated</li> <li>Section 3.5 "Microcontroller in Active Mode" on page 7 updated</li> <li>Section 7 "Electrical Characteristics" numbers 1.1 and 4.1 on pages 10 to 11 updated</li> </ul>		



#### Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131

USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon

Hong Kong

Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud

BP 309 78054

Saint-Quentin-en-Yvelines Cedex

France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan

9F, Tonetsu Shinkawa Bldg.

1-24-8 Shinkawa

Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site

www.atmel.com

**Technical Support** 

auto\_control@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2010 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and others are registered trademarks. SMART-I.S.<sup>™</sup> and others are trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.