

18 Mbit Concurrent SuperFlash + 3.74 Mbit SRAM ComboMemory M230P1801 / M230P1802



DS000028

FEATURES:

- Flash Organization (Mbit)
 - Dual-Bank Architecture for Concurrent Read/Write Operation
 - 18 Mbit (12 Mbit) + 6 Mbit
- SRAM Organization
 - 2 Mbit (SRAM) above 0000 0000
 - 3.74 Mbit (SRAM) above 0000 0000
- Single 4.7 V VDD Read and Write Operations
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years data retention
- Low Power Consumption
 - Active Current: 24 mA (typical)
 - Standby Current: 20 μ A (typical)
- Hardware Sector Protection (SHV)
 - Protects a user's applications in SRAM in the larger bank by locking SRAM and operations by using SHV tags
- Hardware Read/Write (R/W)
 - Reads the internal data without reading data away
- Sector Erase Capability
 - Uniform 1 Kbit/sector
- Block Erase Capability
 - Uniform 64 Kbit/sector
- Read Access Time
 - Fast, 15 ns and 10 ns
 - 100 ns to 10 μ s or so
- Latched Address and Data
- Fast Read and Write Programs
 - Setup/Flow Time: 50 ns (typical)
 - Read/Flow Time: 10 ns (typical)
 - Data/Flow Time: 10 ns (typical)
 - Write Program Time: 10 μ s (typical)
 - Chip Enable Time: 10 ns (typical)
- Automatic Write Timing
 - Internal vs. Generation
- End of Write Detection
 - Toggle Bit
 - Global Parity
 - Ready/Busy pin
- CMOS 3.3 V Compatibility
- JEDEC Standard Compliant for
- Compliance to Common Flash Memory Interface (CFI)
- Package Options
 - 8-Pin SO8 (1801) (8-Pin SO8)

PRODUCT DESCRIPTION

The M230P1801/02 Concurrent Memory device integrates a 18 Mbit (12 Mbit) memory bank with a 2 Mbit (3 Mbit) and an 8 Mbit (6 Mbit) SRAM bank with a 4.7 V VDD. (Systems (SRP)). These devices are fabricated using M230 (Advanced) high-performance CMOS SuperFlash technology, incorporating the split-gate cell design and bit cells technology to ensure better reliability and manufacturability compared with alternate architectures. The M230P1801/02 devices are ideal for applications such as cellular phones, PDA's, PDA's and other portable systems, mobile in a laptop and small form factor system.

The M230P1801/02 features dual bank memory banks architecture allowing for concurrent operations to occur in the two bank memory banks within SRAM. The device can read data from either bank while an Erase or Program operation is in progress in the other bank. Through bank memory bank and partitioning, a 6 Mbit and 12 Mbit SRAM bank can be used for boot code, user applications, and system code, and

The SuperFlash technology provides fast erase and Program time, independent of the number of Read/Program cycles that have occurred. Because the system software or hardware does not have to be modified, its use is as necessary with alternate flash technologies, across Erase and Program times, because with conventional Read/Program cycles. The M230P1801/02 devices offer a guaranteed endurance of 100,000 cycles. Data retention is rated at greater than 100 years with high performance/Program, the fast memory banks provide a guaranteed Program time of 10 μ s. The write fast memory bank can be erased and programmed sequentially in parallel. It is useful for the M230P1801/02 when using various features such as Toggle Bit or Read Parity to indicate completion of Program operation. It is useful for applications such as: M230P1801/02

For more information, visit <http://www.microchip.com>

www.DataS



Fast Read

The fast read (FR) operation uses independent memory banks with separate read/write signals. The memory bank selection is done by the read/write signals. The FR/WR uses write signal (W) and FR/WR selects the FR/WR bank. The fast memory bank write signal (W) can be used with Software Data Protection (SDP) command sequence when controlling the Read and Program operations in the fast memory bank. The memory banks are equipped in the entire memory address space where they share common address bus, data bus, FR/WR and CE# which receives power consumption and area. Bus contention is eliminated as the device will not keep the both bank enables as being simultaneously write.

Designed manufacturer, automotive applications requiring low power and small form factor the DS2300P1801 FR/WR allows non-destructive and extended operation across entire small footprint package to meet low space constraint requirements.

Device Operation

The DS2300P1801 uses FR/WR, FR/WR and FR/WR control operation of either the fast or the FR/WR memory bank. When FR/WR is low, the fast bank is selected for Read, Program or Erase operation. When FR/WR is low, and FR/WR is high the FR/WR is selected for Read and Write operation. FR/WR and FR/WR cannot be active fast, and FR/WR cannot be at high during the same time. If all bank enable signals are asserted, bus contention will occur and the data may suffer permanent damage. Read/write, data, and control lines are shared by both the FR/WR memory banks which minimizes power consumption and loading. The device pins are identical when FR/WR and FR/WR bank enables are used to V_{DD} (logic high) or when FR/WR is high and FR/WR is low.

Concurrent Read/Write Operation

Each bank architecture of DS2300P1801 enables address the Concurrent Read/Write operation internally the memory read from one bank while program or erase in the other bank. This operation can be used when the user needs to read system code in one bank while updating data in the other bank. See Figure 10 for Dual Bank Memory Operation.

Concurrent Read/Write Drive Wave

| Fast | | FR/WR No Selection |
|-----------------------|-----------------------|-----------------------|
| Read FR/WR | Write FR/WR | |
| FR/WR | FR/WR No Selection | FR/WR No Selection |
| FR/WR No Selection | FR/WR | FR/WR No Selection |
| FR/WR No Selection | FR/WR | FR/WR |

Note: Write operation is the only write enable drive, write to the FR/WR, or FR/WR program or operation with representation.

Flash Read Operation

The Read operation of the DS2300P1801 is controlling FR/WR and CE#, both have to be low for the system to obtain data from the memory. FR/WR is used for device selection. When FR/WR is high, the chip is deselected and only standby power is consumed. CE# is the output control and is a write gate into from the output pins. The data bus is in high impedance state when either FR/WR or CE# is high. Refer to the Read Cycle Timing Diagram for further details (Figure 6).

Flash Word Program Operation

The DS2300P1801 can program a memory word into flash during Program operation. The memory must be erased first. The Program operation consists of three steps. The first step is the three-step test sequence for Software Data Protection. The second step is a fast read address associated line. Using the Read/Program operation, the address associated on the falling edge of either FR/WR or FR/WR address associated. The data is latched on the rising edge of either FR/WR or FR/WR address associated line. The third step is the internal Program operation which is initiated on the rising edge of the both FR/WR or FR/WR address associated line. The Program operation ends related all the completed quickly write to V_{DD} . See Figure 7 and Figure 8 and FR/WR concurrent Program operation timing diagrams and Figure 21 for details. Using the Program operation, the only valid signals are listed that required signals. Using the internal Program operation, there is no need to perform additional tests. Any commands issued during the time of Program operation, are ignored.



Flash Sector/Block/Block-Group Operation

The Sector/Block/Block-Group operation allows the system to erase the device or a selected sector or block-by-block basis. The **SECTOR/BLK/BLKGRP** after each Sector/Block and Block/Block-Group mode. The master architecture is based on uniform sector size of 16 Kbits. The Block/Block-Group mode is based on uniform block size of 16 Kbits. The Sector/Block-Group operation is initiated by asserting a **write** command sequence with **Block/Block-Group** command (**BBG**) and **Block address** (**BA**) in the last two cycles. The sector or block address is latched on the rising edge of the next **WRL** pulse, while the command (**BBG**) is latched on the falling edge of the next **WRL** pulse. The internal erase operation begins after the next **WRL** pulse. See Figures 14 and 15 for timing parameters. Any command issued during the Sector or Block/Block-Group operation are ignored.

Flash Chip Erase Operation

The **SECTOR/BLK/BLKGRP** provides a Chip-Erase operation, which allows the user to erase all operational memory blocks in the **W** area. This is useful when the device must be quickly erased.

The Chip-Erase operation is initiated by asserting a **write** command sequence with **Chip-Erase** command (**CE**) at address **00000** in the last two sequences. The erase operation begins with the rising edge of the next **WRL** or **WRL2** command pulse. During the Erase operation, the only valid read is **Toggle Read** or **Toggle Poling**. See Table 1 for the command sequence. Figure 16 for timing diagram, and Figure 17 for the **WRL** and **WRL2** command **Block/Block-Group** signal. Chip-Erase operation are ignored.

Flash Write Operation Status Detection

The **SECTOR/BLK/BLKGRP** provides one hardware written software means to detect the completion of a Write (Program or Block) cycle. In order to optimize the system write cycle time, the hardware detection uses the **Ready/Busy** (**RDY/BSY**) pin. The software detection includes the **write** side (**Write Poling** (**WR**) and **Toggle** side (**TR**)). The first address detection mode is enabled after the rising edge of **WRL**, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system operating after a **Ready/Busy** (**RDY/BSY**) **Toggle Poling** (**TR**) or **Toggle** side (**TR**) mode may be synchronous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result (i.e., write data may appear to conflict with other **WRL** or **WRL2**). In order to prevent spurious operation, if an erroneous result occurs, the software routine should include a loop to read the addressed location an additional two (2) times. If both reads are valid then the device has completed the Write cycle, otherwise the operation is valid.

Ready/Busy (RDY/BSY)

The **SECTOR/BLK/BLKGRP** includes a **Ready/Busy** (**RDY/BSY**) output signal. **RDY/BSY** is actively pulsing during internal Program/Block operation. The status of **RDY/BSY** is valid after the rising edge of each **WRL** or **WRL2** pulse for Program operation. For Sector, Block or Block-Group the **RDY/BSY** is valid after the rising edge of each **WRL** or **WRL2** pulse. **RDY/BSY** is an open-drain output that allows external devices to be read in parallel. **RDY/BSY** is external pull-up resistor. **Ready/Busy** is a high impedance whenever **WRL** or **WRL2** is high or **WRL** is low.

Flash Data Poling (DQ)

When **SECTOR/BLK/BLKGRP** initiates an internal Program operation, any attempt to read **DQ** will produce the completion of the read data. Once the Program operation is completed, **DQ** will produce the data from that point through **DQ** may have valid data immediately following the completion of an internal Write operation. For reading data, outputs may still be invalid until data on the entire data bus is valid. In subsequent successive Read cycles after an internal write. During internal Erase operation, any attempt to read **DQ** will produce a 0. Once the internal Erase operation is completed, **DQ** will produce a '1'. The **Data Poling** (**DQ**) is valid after the rising edge of each **WRL** or **WRL2** pulse for Program operation. For Sector, Block or Chip-Erase, the **Data Poling** (**DQ**) is valid after the rising edge of each **WRL** or **WRL2** pulse. After the completion of a Program operation, **Data Poling** (**DQ**) remains valid until the device may not be in the Read mode for approximately 1 μ s. See Figure 17 for **Data Poling** (**DQ**) timing diagram and Figure 18 for a waveform.



Flash Toggle Bit (OCT)

Flash Toggle Bit (OCT)

During the Internal Program or Erase operation, any non-critical attempt to write OCT will produce a warning to and be, i.e., toggling between 1 and 0. When the Internal Program or Erase operation is completed, the OCT will not be toggling. After the completion of a Program operation, OCT will only toggle by approximately 1 µs. The device is then ready for the next operation. The Toggle Bit (OCT) is valid after the rising edge of both VDD and VDDIO when the Program or Erase operation has been done. There is one OCT per 16Kb of pages. See Figure 10 for Toggle Bit timing characteristics specified in a datasheet.

Data Protection

The SFlashProtect module provides both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Write Disable Mode: A Write Enable pin of low then Global Write Enable is disabled.

Global Write Enable Disable: The Write operation is disabled when \overline{WEN} is low then \overline{WEN} .

Global Write Enable: Setting OE is low, WE is high, or WE is high will inhibit the Write operation. The program, readout, and write are being processed as programmed.

Hardware Mask Protection

The SFlashProtect module provides structure mask protection which prevents the customer's circuit to be target lock. The mask is protected when WPE is high low. (See Figure 11 for Mask Protection details).

It can use device mask protection by driving WPE high then allowing access to program or erase the programmed sectors. WPE must be held high while loading the write command and until stable until after the write Write operation has completed.

Hardware Reset (RST)

The RST pin provides a hardware method of resetting the device to a default state. When the RST pin is pulled to a voltage V_{RST} , any in-progress operations will be suspended and the device will return to Read mode (see Figure 16). When an Internal Program/Erase operation is in progress, a minimum period of t_{RST} is required after RST is driven high before a valid Read command is received (see Figure 15).

The device operation that hardware interrupt mode is for initialization after the device resumes normal operation mode to ensure functionality.

Software Data Protection (SDP)

The SFlashProtect module provides the JEEP (Joint Software Data Protection) scheme for all data alteration operations, i.e., Program and Read/Write/Program operation requires the initiation of the three-page sequence. The first page load sequence is used to initiate the Program operation, providing minimal protection from inadvertent data operations, i.e., using the system power-up or power-down. Any Write operation requires the initiation of a triple sequence. The SFlashProtect module can be enabled with the Software Data Protection permanently enabled. (See Table 1 for the specific software command codes. During SDP command sequence, specific commands will alter the hardware mask mode with V_{DD} . The contents of OCT_0 , OCT_1 are "Don't Care" during any SDP command sequence.

Common Flash Memory Interface (CFI)

The SFlashProtect module also contains the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must enter this triple sequence sequence between 100 ns command with CFI(CFI Query command) is address WPE in the write page response time the device enters the CFI Query mode the system may query CFI data with a write page in Table 1 through 2. The system must enter the CFI Command mode to return to Read mode from the CFI Query mode.



Product Identification

The Product Identification mode identifies the device as the 80T30HP1601/1601 and manufacturer as M80. This mode may be accessed by software operators only. The hardware device ID Flash operation which is typically used by programmers can be used on the device because of the internal fuse between both available identification packages. Therefore, application of high voltage is not to your damage the device. Users may use the software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same system. For details, see Table 4 and 5 for software operation. Figure 16 is the software ID entry and read timing diagram and Figure 17 is the ID entry and read response function.

Table 4. Product ID access times

| | ADDRESS | DATA |
|------------|---------|-------|
| ADDRESS 01 | 0000H | 0000H |
| DATA 01 | 0000H | 0000H |
| DATA 02 | 0000H | 0000H |
| DATA 03 | 0000H | 0000H |
| DATA 04 | 0000H | 0000H |
| DATA 05 | 0000H | 0000H |

Unit: ns

Product Identification (Write) Mode CP (Write) Mode

In order to return to the standard Flash mode, the software Product Identification mode must be exited. This is done, primarily by issuing the software ID exit command sequence, which causes the device to the Flash mode. This command may also be used to move the device to the Flash mode after any individual memory location that apparently cannot be returned to the standard (i.e., all user memory) Flash mode that the software ID CP (CP) command is issued. Refer to Figure 18 for software operation flow Table 4 for software command codes, Figure 19 for timing sequence and Figure 20 for a function.

SRAM Operation


With SRAM, the SRAM and SRAM High, the SRAM High operation is performed at SRAM or SRAM High, and the SRAM High operation is performed at SRAM or SRAM High. SRAM High operation requires no external clock or timing control. The CPU pin configures the SRAM for all or with SRAM operation modes. The SRAM High SRAM is mapped into the SRAM High SRAM High address space of the device and the SRAM High SRAM is mapped into the SRAM High SRAM High address space. When SRAM High is used and SRAM High is used, all memory banks are disabled and the device enters standby. Read and write cycle times are equal. The control signals SRAM and SRAM High signals appear in the upper, data type and lower, data type. Refer to the SRAM High address space data type control mode of operation.

SRAM Read

The SRAM Read operation of the SRAM High SRAM is controlled by SRAM and SRAM High. Both have to be low with SRAM and SRAM High for the system to obtain data from the output. SRAM and SRAM High are used for SRAM High address. SRAM High management and control signals are shown in the output pin. The data bus is a high impedance state when SRAM High. Refer to the Read cycle timing diagram, Figure 21 for further details.

SRAM Write

The SRAM Write operation of the SRAM High SRAM is controlled by SRAM and SRAM High. Both have to be low with SRAM and SRAM High for the system to obtain data from the SRAM. During the SRAM High operation, the address and data are not necessary the same as other SRAM. SRAM or the falling edge of SRAM High address control. The write time is measured from the falling edge of SRAM High to the falling edge of SRAM High or the falling edge of SRAM High. Refer to the Write cycle timing diagram, Figure 22 and 23 for further details.





Pin Diagram



Figure 1: Pin Diagram of the 82C386P1601 (Pin 1 is the Most Significant Bit)

Table 1: Pin Descriptions

| Symbol | Pin Name | Function |
|---------------|------------------------------|--|
| $V_{CC} = 0V$ | Address Input | To provide valid address A_{0-15} |
| V_{CC} | Address Input (Buffer) | To provide valid address A_{0-15} and to allow for a 2-to-1 multiplexed system and to provide the management address input when otherwise the address is then valid under normal conditions. |
| $MEM = 000$ | Data Input/Output | To select data during read cycles and receive data data during write cycles. There is normally bidirectional when the chip is in read cycle. The output data is valid when either address strobe or either or the write/enable strobe. |
| $MEM = 001$ | First Memory Bank Enable | To activate the first memory bank when MEM is low. |
| $MEM = 010$ | Second Memory Bank Enable | To activate the second memory bank when MEM is low. |
| $MEM = 011$ | Third Memory Bank Enable | To activate the third memory bank when MEM is low. |
| $MEM = 100$ | Output Enable | To gate the data output drivers. |
| $MEM = 101$ | Write Enable | To activate write operations. |
| $MEM = 110$ | Upper Byte Enable (Buffer) | To enable MEM = 000. |
| $MEM = 111$ | Lower Byte Enable (Buffer) | To enable MEM = 001. |
| $MEM = 111$ | Write/Output Enable (Buffer) | $MEM = 111$ is bidirectional by either the write/output. |
| $MEM = 111$ | Write Protect | To protect unimplemented entries from being a Program operation. |
| $MEM = 111$ | Power | To deactivate when the device is deactivated. |
| $MEM = 111$ | Ready/Busy | To signal readiness of a Program or Data operation. output is active-low output as a 100ns - high-impedance to represent uncommitted to acknowledge incoming addresses is ready to read. |
| V_{CC} | Ground | |
| V_{CC} | Power Supply (Power) | On-chip Power Supply to Power only. |
| V_{CC} | Power Supply (Buffer) | On-chip Power Supply to Buffer only. |
| V_{CC} | On-Chip Memory | Uncommitted pins. |

1. See the SuperFlash datasheet.



TRM301 - 16 Burners (When Burners 1)

| Burner | NOX | CO | CO ₂ | NO _x | NO ₂ | NO | SO ₂ | SO | PM ₁₀ | PM _{2.5} | PM ₁₀ / PM _{2.5} |
|-------------|-----|-----|-----------------|-----------------|-----------------|-----|-----------------|-----|------------------|-------------------|--------------------------------------|
| 1st Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 2nd Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 3rd Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 4th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 5th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 6th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 7th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 8th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 9th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 10th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 11th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 12th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 13th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 14th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 15th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| 16th Burner | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |
| | | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes/No |

- 1. Burner location description table
- 2. NO_x or CO₂ or SO₂ or SO or PM₁₀ or PM_{2.5} or any other pollutant
- 3. NO_x or CO₂ or SO₂ or SO or PM₁₀ or PM_{2.5} or any other pollutant (Yes / No / Not applicable)
- 4. NO_x or CO₂ or SO₂ or SO or PM₁₀ or PM_{2.5} or any other pollutant (Yes / No / Not applicable)



TABLE 4: Storage System Parameters

| PARAMETER | UNIT | VALUE |
|-----------|---------|---|
| ST01 | MINUTES | 1.00 (Min. Programmed Interval) 100 (Max. Cycle Interval, 100 Minutes) |
| ST02 | MINUTES | 1.00 (Min. Programmed Interval) 100 (Max. Cycle Interval, 100 Minutes) |
| ST03 | MINUTES | 1.00 (Min. Programmed Interval) |
| ST04 | MINUTES | 10 (Max. Delay to Start Cycle) |
| ST05 | MINUTES | 10 (Max. Delay to Start Program if 1st Start is OK) |
| ST06 | MINUTES | 10 (Max. Delay to Start 2nd Program if 1st Start is OK) |
| ST07 | MINUTES | 10 (Max. Delay to Start 3rd Program if 1st Start is OK) |
| ST08 | MINUTES | 10 (Max. Delay to Start 4th Program if 1st Start is OK) |
| ST09 | MINUTES | 10 (Max. Delay to Start 5th Program if 1st Start is OK) |
| ST10 | MINUTES | 10 (Max. Delay to Start 6th Program if 1st Start is OK) |
| ST11 | MINUTES | 10 (Max. Delay to Start 7th Program if 1st Start is OK) |
| ST12 | MINUTES | 10 (Max. Delay to Start 8th Program if 1st Start is OK) |
| ST13 | MINUTES | 10 (Max. Delay to Start 9th Program if 1st Start is OK) |
| ST14 | MINUTES | 10 (Max. Delay to Start 10th Program if 1st Start is OK) |

10/10/20

TABLE 5: Storage System Parameters

| PARAMETER | UNIT | VALUE |
|-----------|---------|--|
| ST01 | MINUTES | 10 (Max. Delay to Start 1st Program if 1st Start is OK) |
| ST02 | MINUTES | 10 (Max. Delay to Start 2nd Program if 1st Start is OK) |
| ST03 | MINUTES | 10 (Max. Delay to Start 3rd Program if 1st Start is OK) |
| ST04 | MINUTES | 10 (Max. Delay to Start 4th Program if 1st Start is OK) |
| ST05 | MINUTES | 10 (Max. Delay to Start 5th Program if 1st Start is OK) |
| ST06 | MINUTES | 10 (Max. Delay to Start 6th Program if 1st Start is OK) |
| ST07 | MINUTES | 10 (Max. Delay to Start 7th Program if 1st Start is OK) |
| ST08 | MINUTES | 10 (Max. Delay to Start 8th Program if 1st Start is OK) |
| ST09 | MINUTES | 10 (Max. Delay to Start 9th Program if 1st Start is OK) |
| ST10 | MINUTES | 10 (Max. Delay to Start 10th Program if 1st Start is OK) |
| ST11 | MINUTES | 10 (Max. Delay to Start 11th Program if 1st Start is OK) |
| ST12 | MINUTES | 10 (Max. Delay to Start 12th Program if 1st Start is OK) |
| ST13 | MINUTES | 10 (Max. Delay to Start 13th Program if 1st Start is OK) |
| ST14 | MINUTES | 10 (Max. Delay to Start 14th Program if 1st Start is OK) |

10/10/20

**Notes:**

Absolute Maximum Stress Ratings: Electrical conditions greater than those listed under "Maximum Ratings (Stress Ratings)" may cause permanent damage to the device. This is a stress rating only; unfunctional operation of the device at these conditions or conditions greater than those defined in the operational conditions of this data sheet is not implied. Repetitive maximum maximum stress rating conditions may affect device reliability.

| | | |
|--|-------|--------------------------------|
| Operating Temperature | | -40°C to +85°C |
| Storage Temperature | | -65°C to +125°C |
| V _{CC} Voltage on Any Pin to Ground Potential | | -0.5V to +3.6V |
| Transient Voltage (±0.5 ns) on Any Pin to Ground Potential | | -0.5V to V _{CC} +0.5V |
| Package Power Dissipation Capability (Ta = 25°C) | | 1.0W |
| Surface Mount Lead Soldering Temperature (3 Seconds) | | 245°C |
| Output Short Circuit Current ¹ | | 100 mA |

$$^1 I_{SC} = \frac{V_{CC} - V_{OL}}{R_{DS(on)}}$$

1. I_{SC} must not be used as a design constraint for nonfunctional operation stress.

Electrical Specs

| Device | Address Bits | SRAM |
|---------|--------------|----------|
| DS2300P | 18/18/18/18 | 64/64/64 |
| DS21 | 18/18/18/18 | 64/64/64 |

DC Characteristics at Ta:

| | | |
|--------------------------------|-------|------------------------|
| Supply Current I _{CC} | | 10 mA |
| Input Current | | I _I = 10 µA |
| See Figures 17 and 18 | | |



Table 16 - TRM68 Service Characteristics (For a Year use/Year v.2.0.0.0)

| System | Parameter | Limits | | | Test Conditions |
|--------|------------------------------|--------|------|-------|---|
| | | Min. | Max. | Units | |
| C1 | Alarm On Current | | | | Minimum supply voltage, 20°C/68°F, 50%RH, 100% duty cycle, alarm open |
| | Reset | | | | Minimum, 20°C/68°F |
| | Flash | | 100 | mA | 20°C/68°F, 50%RH, 100%RH, 100%RH |
| | Wakeup | | 100 | mA | 20°C/68°F, 50%RH, 100%RH, 100%RH |
| | Minimum Load Current | | 100 | mA | 20°C/68°F, 50%RH, 100%RH, 100%RH |
| | Wakeup | | | | |
| C2 | Flash On Current | | 100 | mA | 20°C/68°F, 50%RH, 100%RH, 100%RH |
| | Wakeup | | 100 | mA | 20°C/68°F, 50%RH, 100%RH, 100%RH |
| C3 | Supply On Current | 0.00 | 100 | µA | 20°C/68°F, 50%RH, 100%RH, 100%RH |
| | Wakeup | 0.00 | 100 | µA | |
| C4 | Stand-by Power Mode | 0.00 | 100 | µA | $V_{DD} = V_{DD} = V_{DD} = V_{DD} = V_{DD} = V_{DD}$ |
| | Wakeup | 0.00 | 100 | µA | $V_{DD} = V_{DD} = V_{DD}$ |
| C5 | Flash On Current | | 100 | mA | 20°C/68°F, 100%RH |
| | Wakeup | | | | |
| C6 | Aperture Voltage | | 1 | V | 20°C/68°F to 100°C/212°F, 50%RH |
| C7 | Output Voltage Current | | 1 | V | 20°C/68°F to 100°C/212°F, 50%RH |
| C8 | Aperture Voltage | | 0.01 | V | 20°C/68°F |
| C9 | Aperture Voltage (Stability) | | 0.01 | V | 20°C/68°F |
| C10 | Aperture Voltage | 0.1 V | | V | 20°C/68°F |
| C11 | Aperture Voltage (Stability) | 0.01 V | | V | 20°C/68°F |
| V10 | Flash Output High Voltage | | 0.01 | V | $V_{DD} = V_{DD} = V_{DD} = V_{DD} = V_{DD} = V_{DD}$ |
| | Minimum Output Low Voltage | 0.01 V | | V | 20°C/68°F, 100%RH, 100%RH |
| V11 | Flash Output Low Voltage | | 0.01 | V | 20°C/68°F, 100%RH, 100%RH |
| V12 | Flash Output High Voltage | 0.01 | | V | 20°C/68°F, 100%RH, 100%RH |

1. V_{DD} value refers back to appropriate program.



Table 1001

TABLE 10: Business System Overview Table

| System | Function | Priority | MSA |
|-----------------------|-------------------------|----------|-----|
| Business ¹ | Business Administration | 100 | 100 |
| Business ² | Business Administration | 100 | 100 |

1. The percentage of responsibility to each participant and other change in process change the most affect the priority. (100/100)

TABLE 10: Business System (continued) (Table does not print)

| System | Function | Priority | MSA |
|----------|-------------------------|----------|-----|
| Business | Business Administration | 100 | 100 |
| Business | Business Administration | 100 | 100 |

1. The percentage of responsibility to each participant and other change in process change the most affect the priority. (100/100)

TABLE 10: Power Resource Measurements

| System | Function | Business Administration | MSA | Cost Method |
|-----------------------|----------|-------------------------|-----|-------------------------|
| Business ¹ | Business | 100 | 100 | Business Administration |
| Business ² | Business | 100 | 100 | Business Administration |
| Business ³ | Business | 100 | 100 | Business Administration |

1. The percentage of responsibility to each participant and other change in process change the most affect the priority. (100/100)



AC CHARACTERISTICS

TABLE 10: TRM500 Basic Drive Train Parameters

| Symbol | Parameter | RECHP1601-01 | | RECHP1601-02 | | Units |
|---------------------------------|-----------------------------------|--------------|-----|--------------|-----|-------|
| | | Min | Max | Min | Max | |
| T _{start} | Start Cycle Time | 100 | | 100 | | ms |
| T _{stop} | Shutdown Cycle Time | | 100 | | 100 | ms |
| T _{run} | Basic Drive to Run Cycle | 100 | | 100 | | ms |
| T _{stop} | Output Drive to Shutdown Cycle | | 100 | | 100 | ms |
| T _{start} | Idle to Idle to Run Cycle | | 100 | | 100 | ms |
| T _{stop} ¹ | Idle to Idle to Stop Cycle | 0 | | 0 | | ms |
| T _{start} ² | Output Drive to Idle to Run Cycle | 0 | | 0 | | ms |
| T _{stop} ² | Idle to Idle to Shutdown Cycle | 0 | | 0 | | ms |
| T _{start} ³ | Idle to High of Output | | 100 | | 100 | ms |
| T _{stop} ³ | Output Drive to High of Output | | 100 | | 100 | ms |
| T _{start} ⁴ | Idle to Idle to High of Output | | 100 | | 100 | ms |
| T _{stop} ⁴ | Output Drive to Shutdown Cycle | 100 | | 100 | | ms |

Table 10

1. The parameter is dependent on the configuration and other design or process change that may affect the parameter.

TABLE 11: TRM500 Basic Drive Train Parameters

| Symbol | Parameter | RECHP1601-01 | | RECHP1601-02 | | Units |
|--------------------|------------------------------|--------------|-----|--------------|-----|-------|
| | | Min | Max | Min | Max | |
| T _{start} | Idle Cycle Time | 100 | | 100 | | ms |
| T _{stop} | Run Drive to Shutdown Cycle | 100 | | 100 | | ms |
| T _{run} | Shutdown to Run Cycle | 100 | | 100 | | ms |
| T _{stop} | Idle to Run Cycle | 0 | | 0 | | ms |
| T _{run} | Idle to Run Cycle | 100 | | 100 | | ms |
| T _{stop} | Idle to Run Cycle | 0 | | 0 | | ms |
| T _{stop} | Idle to Shutdown Cycle | 100 | | 100 | | ms |
| T _{start} | Output Drive to Idle to High | | 100 | | 100 | ms |
| T _{stop} | Output Drive to Idle to High | 0 | | 0 | | ms |
| T _{run} | Idle to Run Cycle | 100 | | 100 | | ms |
| T _{stop} | Idle to Run to Idle Cycle | 0 | | 0 | | ms |

Table 11



Site Data

Table 10: Five-Year Site Data Parameters (as of 12/31/07)

| Parameter | Parameter | 03/2009/001.00 | | 03/2009/001.00 | | Total |
|------------------|--------------------------------|----------------|-----|----------------|-----|-------|
| | | 001 | 002 | 001 | 002 | |
| Yes | Acid Digester Time | 100 | | 100 | | 100 |
| Yes | Acid Digester Access Time | | 100 | | 100 | 100 |
| Yes | Acid Wash Access Time | | 100 | | 100 | 100 |
| Yes | Acid Wash Access Time | | 100 | | 100 | 100 |
| Yes ¹ | BPA's Leach/Elution Output | 0 | | 0 | | 0 |
| Yes ¹ | BPA's Leach/Elution Output | 0 | | 0 | | 0 |
| Yes ¹ | BPA's High/High/High Output | | 100 | | 100 | 100 |
| Yes ¹ | BPA's High/High/High Output | | 100 | | 100 | 100 |
| Yes ¹ | Output Rate from Access Change | 0 | | 0 | | 0 |
| Yes ¹ | Water Pump Start | 1000 | | 1000 | | 1000 |
| Yes ¹ | Water Pump Status Start | 100 | | 100 | | 100 |
| Yes ¹ | Water Pump Status Start | | 100 | | 100 | 100 |

1. The parameter is necessary to enter particular model change program change that occurred (parameter) [View](#)

2. The parameter applies to the device and stored data points. The parameter does not apply to that data points.

Table 10: Five-Year Five-Year Site Data Parameters

| Parameter | Category | 001 | 002 | Total |
|------------------|--|-----|-----|-------|
| Yes | Acid Digester Time | | 100 | 100 |
| Yes | Acid Wash Time Time | 0 | | 0 |
| Yes | Acid Wash Time Time | 100 | | 100 |
| Yes | Water and BPA's Pump Time | 0 | | 0 |
| Yes | Water and BPA's Pump Time | 0 | | 0 |
| Yes | Water High/High Time | 0 | | 0 |
| Yes | Water High/High Time | 100 | | 100 |
| Yes | Water's Pump Start | 100 | | 100 |
| Yes | Water's Pump Start | 100 | | 100 |
| Yes ¹ | Water's Pump Start High | 100 | | 100 |
| Yes ¹ | Water's Pump Start High | 100 | | 100 |
| Yes | Water Pump Time | 100 | | 100 |
| Yes ¹ | Water Pump Time | 0 | | 0 |
| Yes ¹ | Water's High/High Access and High Time | | 100 | 100 |
| Yes ¹ | Water's High/High Time | 100 | | 100 |
| Yes | Water Recovery Time | | 1 | 1 |
| Yes | Water Status | | 100 | 100 |
| Yes | Water Status | | 100 | 100 |
| Yes | Water Status | | 100 | 100 |
| Yes | Water Status | | 100 | 100 |

1. The parameter is necessary to enter particular model change program change that occur the parameter) [View](#)





FIGURE 4: SRAM Read/Write Cycle (Read Sequence)



- TABLE 1: SRAM Write Cycle Timing Parameters
1. Minimum pulse width to enable write cycle
 2. Minimum pulse width to enable read cycle
 3. Minimum pulse width to enable read cycle
 4. Minimum pulse width to enable read cycle
 5. Minimum pulse width to enable read cycle
 6. Minimum pulse width to enable read cycle
 7. Minimum pulse width to enable read cycle
 8. Minimum pulse width to enable read cycle
 9. Minimum pulse width to enable read cycle
 10. Minimum pulse width to enable read cycle
 11. Minimum pulse width to enable read cycle
 12. Minimum pulse width to enable read cycle
 13. Minimum pulse width to enable read cycle
 14. Minimum pulse width to enable read cycle
 15. Minimum pulse width to enable read cycle
 16. Minimum pulse width to enable read cycle
 17. Minimum pulse width to enable read cycle
 18. Minimum pulse width to enable read cycle
 19. Minimum pulse width to enable read cycle
 20. Minimum pulse width to enable read cycle

FIGURE 5: SRAM Read/Write Cycle (Write Sequence)



Scale: 1/8" = 1'-0"




FIGURE 10-10. 18 Mill Concrete SuperPave + 3 / 6 Mill SPBM Concrete Memory
DOT200P1021 / DOT200P1021

FIGURE 10-10. 18 Mill Concrete SuperPave + 3 / 6 Mill SPBM Concrete Memory



FIGURE 18-18 2-Phase Non-Drive Type Stator



FIGURE 18-19 2-Phase With Commutator With Pressure Drive Type Stator

FIGURE 18-20 2-Phase With Commutator With Pressure Drive Type Stator



Pin Diagram



FIGURE 16-16: 3-Wire SPI Transaction (Master Places Serial Data On Bus)

FIGURE 16-16: 3-Wire SPI Transaction (Master Places Serial Data On Bus)





FIGURE 16-17: 3-Wire SPI Transaction (Device Places Serial Data On Bus)



FIGURE 10: Flash Reads and SRAM Writes




Note: The SuperFlash read and SRAM read operations are concurrent. The SRAM read is initiated by CS# and WE# being active. The SuperFlash read is initiated by CE# and OE# being active.

FIGURE 11: Flash Reads and SRAM Reads




Plan View



Note: The concrete superpave 18 mill concrete base shall contain 10% steel wire mesh applied as illustrated using a random distribution and shall have a 2' x 2' x 1/8" mesh.

DOT200P1601

FIGURE 18. Plan View 18 Mill Concrete over 4.5 Mill Concrete Base Section



Note: The steel wire mesh shall be installed in the concrete base as shown. The mesh shall be applied as illustrated using a random distribution and shall have a 2' x 2' x 1/8" mesh.

DOT200P1601

FIGURE 18. Plan View 18 Mill Concrete over 4.5 Mill Concrete Base Section




FIGURE 16: 16 Mbit SRAM Write Sequence

FIGURE 16: 16 Mbit SRAM Write Sequence




FIGURE 16: 16 Mbit SRAM Write Sequence

FIGURE 16: 16 Mbit SRAM Write Sequence



Pin-Out



FIGURE 16: Pin-Out Diagram for SuperFlash



FIGURE 17: Write Cycle Timing Diagram (SRAM Core and SuperFlash)




FIGURE 18: Read Cycle Timing Diagram (SRAM Core and SuperFlash)



2-to-2 multiplexers allow $2N_{in}$ (2N) N_{out} for a single "Y" and $2N_{in}$ (2N) N_{out} for a single "Y". Measurement reference points for input and outputs are V_{in} (2N) V_{out} and V_{in} (2N) V_{out} input characteristic times: 20% to 80% per cycle.

- ① V_{in} = Input 1
- ② V_{in} = Input 2
- ③ V_{out} = Output 1
- ④ V_{out} = Output 2


FIGURE 18-18 2-to-2 Multiplexer Reference Waveforms



FIGURE 18-19 2-to-1 Multiplexer Reference



Step Sheet



Copyright © 2011, All Rights Reserved by Rockwell Automation




FIGURE 14-1: Programming Modes



Table 10-1




807300P1001: Software ID Protocol (SWID) protocol flow diagram.





Data Sheet

PRODUCT ORDERING INFORMATION



Valid combinations for SST39HF101

| | |
|----------------------|----------------------|
| SST39HF101-100-00-LP | SST39HF101-100-00-LP |
| SST39HF101-100-00-LP | SST39HF101-100-00-LP |
| SST39HF101-100-00-LP | SST39HF101-100-00-LP |
| SST39HF101-100-00-LP | SST39HF101-100-00-LP |


Valid combinations for SST39HF101

| | |
|----------------------|----------------------|
| SST39HF101-100-00-LP | SST39HF101-100-00-LP |
| SST39HF101-100-00-LP | SST39HF101-100-00-LP |
| SST39HF101-100-00-LP | SST39HF101-100-00-LP |
| SST39HF101-100-00-LP | SST39HF101-100-00-LP |

NOTE: Intel cannot guarantee these combinations produce correct system operation. Contact your Intel sales representative for further details on valid combinations or visit www.intel.com for more information.



PACKAGING DIAGRAMS




Notes: Dimensions in parentheses show alternate dimensions for the 48000 pins.

DS23CNP162T

Note: This package will be replaced by LFP which increases the ball size from 480-microns to 600-microns. Check with factory for regional variations.



Pin Diagram



© 2004 Silicon Storage Technology, Inc. All Rights Reserved. SuperFlash and the SuperFlash logo are trademarks of Silicon Storage Technology, Inc.