

# MB81C1000A-60/-70/-80/-10

## CMOS 1M x 1 BIT FAST PAGE MODE DYNAMIC RAM

### CMOS 1,048,576 X 1 Bit Fast Page Mode DRAM

The Fujitsu MB81C1000A is a CMOS, fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1000A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed and high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology gives the MB81C1000A high α-ray soft error immunity and extended refresh time.

CMOS technology is used in the peripheral circuits to provide low power dissipation and high speed operation.

#### **Features**

Parameter	MB81C1000A -60	MB81C1000A 70	MB81C1000A -80	MB81C1000A				
RAS Access Time	60ns max.	70ns max.	80ns max.	100ns max				
Random Cycle Time	110ns min.	125ns min.	140ns min.	170ns min.				
Address Access Time	30ns max.	35ns max.	40ns max.	50ns max.				
CAS Access Time	15ns max.	20ns max.	20ns max.	25ns max.				
Fast Page Mode Cycle Time	40ns min.	45ns min.	45ns min.	55ns min.				
Low Power Dissipation  Operating current	407mW max. 374mW max. 341		341mW max.	297mW max				
Standby current	11mW max. (TTL level) / 5.5mW max. (CMOS level)							

- 1,048,576 words x 1 bit organization
- Silicon gate, CMOS, 3D—Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capavility
- On chip substrate bias generator for high performance

### **Absolute Maximum Ratings (See Note)**

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7	٧
Voltage of V <sub>CC</sub> supply relative to VSS	Vcc	-1 to +7	٧
Power Dissipation	PD	1.0	w
Short Circuit Output Current		50	mA
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DIP-18P-M04



LCC-26P-M04



ZIP-20P-M02




\*FPT-24P-M04



\*FPT-24P-M05

Available for 70/80/100ns versions


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



## CAPACITANCE (T<sub>A</sub>= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A9, D <sub>IN</sub>	C <sub>IN1</sub>		5	ρF
Input Capacitance, RAS, CAS, WE	C <sub>IN2</sub>	_	5	pF
Output Capacitance, D OUT	Cout	_	6	pF

### PIN ASSIGNMENTS AND DESCRIPTIONS



### RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp
Our als Malas as		Vcc	4.5	5.0	5.5	v	
Supply Voltage	Ш	V <sub>SS</sub>	0	0	0	V	
Input High Voltage, all inputs	1	VIH	2.4	-	6.5	٧	0 °C to +70 °C
Input Low Voltage, all inputs	1	VIL	-2.0	1	0.8	>	

### **FUNCTIONAL OPERATION**

#### **ADDRESS INPUTS**

Twenty input bits are required to decode any one of 1,048,576 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0-through-A9 and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (RAS). Both row and column addresses must be stable on or before the falling edge of CAS and RAS, respectively. The address latches are of the flow-through type; thus, address information appearing after tran- (min)+ tr is automatically treated as the column address.

### WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

#### **DATA INPUT**

Data is written into the MB81C1000A during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of CAS or WE. In an early write cycle, data input is strobed by CAS, and set up and hold times are referenced to CAS. In a delayed write or read-modify-write cycle, WE is set low after CAS. Thus, data input is strobed by WE, and set up and hold times are referenced to WE.

### **DATA OUTPUT**

tAA :

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD, tRAD (max).

from column address input when tRAD is greater then tRAD (max).

## **DC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted) Notes 3

Parame	ter Notes	Symbol	Conditions		Values		Unit	
	-	- <b>/</b>		Min	Тур	Mex	<b>V</b> 7.11.	
Output high voltage		V <sub>OH</sub>	IOH = -5 mA	2.4		_	v	
Output low voltage		V <sub>OL</sub>	IOL = 4.2 mA	1	_	0.4		
Input leakage current (any input)		I <sub>I(L.)</sub>	0V ≤ VIN ≤ 5.5V; 4.5V ≤ VCC ≤ 5.5V; VSS=0V;All other pins not under test =0V	-10	-	10	μА	
Output leakage current	1	10(1)	0V ≤ VOUT ≤ 5.5V; Data out disabled	-10	-	10		
	MB81C1000A-60					74		
Operating current (Average power	MB81C1000A-70	ICC,	RAS & CAS cycling;	_		68	mA	
supply current) 2	MB81C1000A-80	1001	t <sub>RC</sub> = min			62		
	MB81C1000A-10					54		
Standby current	TTLievel	,00	RAS=CAS=VIH			2.0	m <b>A</b>	
(Power supply current)	CMOS level	ICC 2	RAS=CAS ≥ VCC-0.2V	_	_	1.0	"""	
	MB81C1000A-60					74		
Refresh current	MB81C1000A-70	ICC 3	CAS=VIH, RAS			68		
#1 (Average power supply current) 2	MB81C1000A-80	1003	cycling; t <sub>RC</sub> = min			62	mA	
- ,,, , <u>-</u>	MB81C1000A-10					54		
	MB81C1000A-60					61		
Fast Page Mode	MB81C1000A-70	ICC.	RAS = VIL, CAS	_	_	56	mA.	
current 2	MB81C1000A-80	100.	cycling; t <sub>PC</sub> = min			56	'''^	
	MB81C1000A-10					46		
	MB81C1000A-60		RAS cycling			74	m <b>A</b>	
Refresh current #2 (Average power	MB81C1000A-70	ICC 5	CAS-before-RAS:	_	_	68		
supply current) 2	MB81C1000A-80	,	t <sub>AC</sub> = min	_	-	62		
	MB81C1000A-10					54	1	

## **AC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.   Parameter   Notes   Symbol   Min   Max   Min	(At recommended operating condition						000A-70		000A-80	MB81C1000A-10		(f)
This Deliver cycle Time         ting         110         —         125         —         140         —         170         —         ns           3         Read-Modify-Write Cycle Time         travc         130         —         145         —         165         —         200         —         ns           4         Access Time from EAS         ∑.9.         tranc         —         60         —         70         —         80         —         100         ns           5         Access Time from EAS         ∑.9.         trance         —         60         —         70         —         80         —         20         —         25         ns           6         Column Address Access Time         B.9.         trance         —         15         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20	No.	Parameter Notes	Symbol									Unit
2 Read-Modify-Write Cycle Time	1	Time Between Refresh	t <sub>REF</sub>	_	8.2	-	8.2	_	8.2		8.2	ms
A Access Time from RAS	2	Random Read/Write Cycle Time	t <sub>RC</sub>	110		125		140		170	_	ns
5         Access Time from CAS         T.9         1cAC         —         15         —         20         —         25         ns           6         Column Address Access Time         8.9         1 AA         —         30         —         35         —         40         —         50         ns           7         Output Buffer Tum on Delay Time         1 On         0         —         0	3	Read-Modify-Write Cycle Time	t <sub>rwc</sub>	130		145	_	165		200	_	ns
Second Color   Seco	4	Access Time from RAS 6,9	t <sub>RAC</sub>		60		70		80		100	ns
Solution Maddress Access Time	5	Access Time from CAS 7,9	t <sub>CAC</sub>	_	15		20		20		25	ns
8 Output Buffer Turn on Deley Time	6	Column Address Access Time 8,9	t <sub>AA</sub>		30		35		40		50	ns
8 Output Surfer Turn off Delay Time ON	7	Output Hold Time	t <sub>oн</sub>	0		0		0		0		ns
9 Output buffer furn off Delay Time	8	Output Buffer Turn on Delay Time	ton	٥		0		0		0		ns
11   RAS Precharge Time	9	Output Buffer Turn off Delay Time 10	toff		15		15		20		20	ns
11   RAS Precharge lime	10	Transition Time	t <sub>T</sub>	2	50	2	50	2	50	2	50	ns
13 RAS Hold Time	11	RAS Precharge Time	t <sub>RP</sub>	40	1	45		50		60	-	ns
13   RAS Hold Time	12	RAS Pulse Width	t <sub>RAS</sub>	60	100000	70	100000	80	100000	100	100000	ns
14         CAS to HAS Precharge lime         1 cap         0         0         0         0         0         15         RAS to CAS Delay Time         I1.12         t cas         15         20         50         20         60         25         75         ns           16         CAS Pulse Width         t cas         15         -         20         -         20         -         25         -         ns           17         CAS Hold Time         t csh         60         -         70         -         80         -         100         -         ns           18         CAS Precharge Time (C-B-R cycle)         17         t cpn         10         -         10         -         10         -         10         -         ns           19         Row Address Set Up Time         t csh         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0 <t< td=""><td>13</td><td>RAS Hold Time</td><td></td><td>15</td><td></td><td>20</td><td>_</td><td>20</td><td></td><td>25</td><td></td><td>ns</td></t<>	13	RAS Hold Time		15		20	_	20		25		ns
16   CAS Pulse Width   1   1   1   1   1   1   1   1   1	14	CAS to RAS Precharge Time	tore	0		0		0		0	_	ns
17 CAS Hold Time	15	RAS to CAS Delay Time 11,12	t <sub>RCD</sub>	20	45	20	50	20	60	25	75	ns
17   CAS Hold Time	16	CAS Pulse Width	tcas	15		20		20	_	25		ns
18 CAS Precharge Time (C-B-R cycle) 17 CeN 10	17	CAS Hold Time		60		70		80		100	_	ns
19   Row Address Set Up Time   1	18	CAS Precharge Time (C-B-R cycle) 17	t <sub>CPN</sub>	10	-	10	_	10		10		ns
20 Row Address Floid Time	19	Row Address Set Up Time	t <sub>ash</sub>	0_	_	0		0		0		ns
22   Column Address Hold Time   Table   Tabl	20	Row Address Hold Time	t <sub>RAH</sub>	10	_	10		10		15	-	ns
23 RAS to Column Address Delay Time 13	21	Column Address Set Up Time	t ASC	0	-	0	l –	0		0	_	ns
24 Column Address to RAS Lead Time	22	Column Address Hold Time	t <sub>cah</sub>	12	_	12	_	15		15		ns
24 Column Address to HAS Lead Time	23	RAS to Column Address Delay Time 13	t <sub>RAD</sub>	15	30	15	35	15	40	20	50	ns
Read Command Hold Time   Referenced to RAS   14   t   t   t   t   t   t   t   t   t	24	Column Address to RAS Lead Time	t <sub>RAL</sub>	30	_	35		40		50	_	ns
26       Referenced to RAS       14       tranh       0 <td>25</td> <td>Read Command Set Up Time</td> <td>tRCS</td> <td>0</td> <td>_</td> <td>0</td> <td></td> <td>٥</td> <td></td> <td>0</td> <td>_</td> <td>ns</td>	25	Read Command Set Up Time	tRCS	0	_	0		٥		0	_	ns
27       Referenced to CAS       14       1RCH       0       0       0       0       0       0       ns         28       Write Command Set Up Time       15       1 twcs       0       0       0       0       0       ns         29       Write Command Hold Time       twcH       10       -       10       -       12       -       15       -       ns         30       WE Pulse Width       t Wy       10       -       10       -       12       -       15       -       ns         31       Write Command to RAS Lead Time       t twt       15       -       15       -       20       -       25       -       ns         32       Write Command to CAS Lead Time       t twt       12       -       12       -       15       -       20       -       ns         33       DIN Set Up Time       t twt       10       -       10       -       0       -       0       -       0       -       0       -       0       -       0       -       0       -       0       -       0       -       0       -       0       -       0       -	26		t <sub>erh</sub>	0	-	0		0		0	_	ns
29       Write Command Hold Time       twcs       0       -       10       -       12       -       15       -       ns         30       WE Pulse Width       t WP       10       -       10       -       12       -       15       -       ns         31       Write Command to RAS Lead Time       t RWL       15       -       15       -       20       -       25       -       ns         32       Write Command to CAS Lead Time       t CWL       12       -       12       -       15       -       20       -       ns         33       DIN Set Up Time       t DS       0       -       0	27		t <sub>RCH</sub>	0	_	a	_	0		0	_	ns
30   WE Pulse Width   t   10   - 10   - 12   - 15   - ns     31   Write Command to RAS Lead Time   t   15   - 15   - 20   - 25   - ns     32   Write Command to CAS Lead Time   t   12   - 12   - 15   - 20   - ns     33   DIN Set Up Time   t   10   - 10   - 0   - 0   - ns     34   The Command to CAS Lead Time   t   10   - 10   - 10   - ns     35   The Command to CAS Lead Time   t   10   - 10   - 10   - 15   - 15   - 15     36   The Command to CAS Lead Time   t   10   - 10   - 10   - 10   - 15     37   The Command to CAS Lead Time   t   10   - 10   - 10   - 10   - 15     38   The Command to CAS Lead Time   t   10   - 10   - 10   - 10   - 10     39   The Command to CAS Lead Time   t   10   - 10   - 10   - 10     30   The Command to CAS Lead Time   t   10   - 10   - 10     30   The Command to CAS Lead Time   t   10   - 10     31   The Command to CAS Lead Time   t   10   - 10     32   The Command to CAS Lead Time   t   10   - 10     33   The Command to CAS Lead Time   t   10   - 10     34   The Command to CAS Lead Time   t   10     35   The Command to CAS Lead Time   t   10     36   The Command to CAS Lead Time   t   10     37   The Command to CAS Lead Time   t   10     38   The Command to CAS Lead Time   t   10     39   The Command to CAS Lead Time   t   10     30   The Command to CAS Lead Time   t   10     30   The Command to CAS Lead Time   t   10     30   The Command to CAS Lead Time   t   10     30   The Command to CAS Lead Time   t   10     30   The Command to CAS Lead Time   t   10     30   The Command to CAS Lead Time   t   10     31   The Command to CAS Lead Time   t   10     32   The Command to CAS Lead Time   t   10     33   The Command to CAS Lead Time   t   10     34   The Command to CAS Lead Time   t   10     35   The Command to CAS Lead Time   t   10     36   The Command to CAS Lead Time   t   10     37   The CAS Lead Time   t   10     38   The Command to CAS Lead Time   t   10     39   The Command to CAS Lead Time   t   10     30   The Command to CAS Lead Time   t   10     30   The Command to CAS Le	28	Write Command Set Up Time 15	twcs	0		0		0		0		ns
31   Write Command to RAS Lead Time   t   15     15     20     25     ns	29	Write Command Hold Time	twch	10		10		12		15		ns
32 Write Command to CAS Lead Time	30	WE Pulse Width	t we	10	_	10		12		15		ns
32 Write Command to CAS Lead Time	31	Write Command to RAS Lead Time	t <sub>RWL</sub>	15		15		20		25		ns
33 DIN Set OF TIME 10 10 12 15 DIS	32	Write Command to CAS Lead Time	towl	12		12	_	15		20		ns
34 DIN Hold Time t <sub>DH</sub> 10 _ 10 _ 12 _ 15 _ ns	33	DIN Set Up Time	t <sub>DS</sub>	0	-	0		0		0		ns
	34	DIN Hold Time	t <sub>DH</sub>	10	_	10	_	12		15	_	ns

## AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter Notes	Symbol	MB81C	1 <b>000A-6</b> 0	MB81C1	000A-70	MB81C1	08-A000	MB81C	1000A-10	Unit
110.	Paralliples 140168	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
35	RAS to WE Delay Time 15	t <sub>RWD</sub>	60	_	70	-	80	_	100	_	ns
36	CAS to WE Delay Time 15	t <sub>cwD</sub>	15		20	_	20	_	25	_	ns
37	Column Address to WE Delay Time 15	t <sub>AWD</sub>	30		35	_	40	_	50	_	ns
38	RAS Precharge Time to CAS Active Time (Refresh Cycles)	t RPC	0	_	0	_	0		0	_	ns
39	CAS Set Up Time for CAS-before RAS Refresh	t csr	0		0	_	0	-	0	-	ns
40	CAS Hold Time for CAS-before RAS Refresh	t chr	10		10	_	12	_	15	-	ns
50	Fast Page Mode Read/Write Cycle Time	t PC	40	_	45		45	_	55	_	ns
51	Fast Page Mode Read-Modify- Write Cycle Time	t PRWC	57	_	62		65	_ ]	80	_	ns
52	Access Time from CAS Precharge	t CPA	_	35	_	40	_	40	_	50	ns
53	Fast Page Mode CAS Precharge Time	t cp	10	_	10	_	10	_	10	-	ns

### Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
   Icc depends on the number of address change as RAS = VIL and CAS = VIH.
  - Icc., Iccs and Iccs are specified at one time of address change during RAS = VIL and CAS = VIH.
  - Icc4 is specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .
- An Initial pause (FAS = CAS = VIH) of 200µs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume t<sub>T</sub> = 5ns.
- V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
- Assumes that tRcD≤ tRcD (max), tRaD≤ tRaD (max). If tRcD is greater than the maximum recommended value shown in this table, tRaC will be increased by the amount that tRcD exceeds the value shown. Refer to Fig. 2 and 3.
- If trop≥trop (max), trap≥trap (max), and tasc≥taa -toac t T, access time is toac.
- If tRAD ≥ tRAD (max) and tasc ≤ taa tcac t T, access time is
- Measured with a load equivalent to two TTL loads and 100 pF.

- toff and toez is specified that output buffer change to high impedance state.
- 11. Operation within the trace (max) limit ensures that trace (max) can be met. trace (max) is specified as a reference point only; if trace is greater than the specified trace (max) limit, access time is controlled exclusively by trace or trace.
- 12. tRCD (min) = tRAH (min)+ 2t T + tASC (min).
- 13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 14. Either tarm or tach must be satisfied for a read cycle.
- 15. t wcs , t cwo , t,Rwo and tawo are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs > t wcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If t cwo > t cwo (min), t Rwo > t RWO (min), and t RWO > t RWO (min), the cycle is a read modify—write cycle and data from the selected cell will apper at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin , and write operation can be exected by satisfying tRWL , t cwL , and tRAL specifications.
- 16 tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- 17. Assumes that CAS -before- HAS refresh only.





## **FUNCTIONAL TRUTH TABLE**


		Clock in	put 💮 :	Addr	ess input	::	ata	9 m 1 m 1 m	Nata
Operation Mode	RAS	RAS CAS WI		Row Column		Input Output			Note
Standby	Н	Н	Х			_	High-Z	_	
Read Cycle	L	L	н	Valid	Valid	_	Valid	Yes *1	t <sub>RCS</sub> ≥ t <sub>RCS</sub> (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	t wcs≥ t wcs(min)
Read-Modify-Write Cycle	L	٦	H→L	Valid	Valid	X → Valid	Valid	Yes *1	t <sub>CWD</sub> ≥t <sub>CWD</sub> (min)
RAS-only Refresh Cycle	L	н	х	Valid		-	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	х	_	_	_	High-Z	Yes	t <sub>CSR</sub> ≥ t <sub>CSR</sub> (min)
Hidden Refresh Cycle	H→L	L	х	_			Valid	Yes	Previous data is kept


### Notes:


X: "H" or "L"
\*1: It is impossible in Fast Page Mode.



















Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS—only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS—only refresh, Dout pin is kept in a high-impedance state.



#### DESCRIPTION

CAS before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter. The bit A9 is set high internally. Column Address: Bits A0 through A9 are defined by latching levels on A0–A9 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows :

- 1) Initialize the internal refresh address counter by using 8 CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 512 memory locations.
- 6) Complement test pattern and repeat procedures 3), 4), and 5),

(At recommended operating conditions unless otherwise noted.)

	No.	Dorameter	Symbol	MB81C1	MB81C1000A-60		MB81C1000A-70		MB81C1000A-80		MB81C1000A-10	
Ш	ે. જ	Parameter	Эүшөөг	Min	Max	Min	Max	Min	Max	Min	Max	Unit
IL	90	Access Time from CAS	t FCAC	1	40	_	45		50	_	60	ns
	91	CAS to WE Delay Time	t <sub>FCWD</sub>	40		45		50	_	60	_	ns
	92	CAS Precharge Time	t <sub>CPT</sub>	20		20	_	20	_	20		ns

Note . Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle only.

## PACKAGE DIMENSIONS

