

Octal D-type transparent latch (3-State)

74AC373
74ACT373

FEATURES

- 74ACT373 has TTL-compatible inputs
- 74AC373 has CMOS-compatible inputs
- 3-State outputs source/sink 24mA
- 3-State outputs drive bus lines or buffer memory address registers
- Meets or exceeds JEDEC standard for 74AC(T)XX family
- Superior ground bounce noise immunity

DESCRIPTION

The 74AC373/74ACT373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.

The '373' consists of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When $\overline{OE}$ is LOW, the contents of the eight latches are available at the outputs. When $\overline{OE}$ is HIGH, the outputs go to the high impedance OFF-state. Operation of the $\overline{OE}$ input does not affect the state of the latches.

The '373' is functionally identical to the '573', but the '573' has a different pin arrangement.

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f \leq 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL			UNIT
			AC		ACT	
			$V_{CC} = 3.3\text{V}$	$V_{CC} = 5.0\text{V}$	$V_{CC} = 5.0\text{V}$	
t_{PHL}/t_{PLH}	Propagation delay Dn to Qn; LE to Qn	$C_L = 50\text{pF}$	4.9 5.5	3.6 3.8	4.6 4.8	ns
C_I	Input capacitance		4.5			pF
C_{PD}	Power dissipation capacitance	$V_{in} = \text{GND to } V_{CC}^1$ outputs enabled ² outputs enabled ³ outputs disabled ² outputs disabled ³	24 84 14 23	28 86 15 30		pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. Switch the latch enable and one data input such that one latch toggles
3. Switch the latch enable and all data inputs such that all latches toggle


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
20-Pin Plastic SO	-40°C to $+85^\circ\text{C}$	74AC373 D 74ACT373 D	74AC373 D 74ACT373 D	SOT163-1
20-Pin Plastic SSOP Type II	-40°C to $+85^\circ\text{C}$	74AC373 DB 74ACT373 DB	74AC373 DB 74ACT373 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to $+85^\circ\text{C}$	74AC373 PW 74ACT373 PW	74AC373PW DH 74ACT373PW DH	SOT360-1

Octal D-type transparent latch (3-State)

74AC373
74ACT373


PIN CONFIGURATION



PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	$\overline{OE}$	Output enable input (active-Low)
3, 4, 7, 8, 13, 14, 17, 18	D0-D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0-Q7	Data outputs
10	GND	Ground (0V)
11	LE	Latch enable input (active-High)
20	V_{CC}	Positive supply voltage


LOGIC DIAGRAM



Octal D-type transparent latch (3-State)

74AC373
74ACT373

LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

OPERATING MODES	INPUTS			INTERNAL LATCHES	OUTPUTS
	OE	LE	D _n		Q ₀ to Q ₇
Enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
Latch and read register	L	L	L	L	L
	L	L	h	H	H
Latch register and disable outputs	H	L	L	L	Z
	H	L	h	H	Z

H = HIGH voltage level
h = HIGH voltage level one setup time prior to the HIGH-to-LOW LE transition
L = LOW voltage level
l = LOW voltage level one setup time prior to the HIGH-to-LOW LE transition
X = Don't care
Z = High impedance OFF-state

Octal D-type transparent latch (3-State)

74AC373
74ACT373

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V_{CC}	DC supply voltage for 'AC	2.0	6.0	V
V_{CC}	DC supply voltage for 'ACT	4.5	5.5	V
V_I	DC input voltage range	0	V_{CC}	V
V_O	DC output voltage range	0	V_{CC}	V
T_{amb}	Operating free-air temperature range	-40	+85	°C
$\Delta V/\Delta t$	Minimum input edge rate — AC devices V_{IN} from 30% to 70% of V_{CC} V_{CC} @ 3.3V, 4.5V, 5.5V	125		mV/ns
	— ACT devices V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V	125		

ABSOLUTE MAXIMUM RATINGS¹

in accordance with the Absolute Maximum Rating System (IEC134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +7.0	V
I_{IK}	DC input diode current	$V_I = -0.5V$	-20	mA
		$V_I = V_{CC} + 0.5V$	+20	
V_I	DC input voltage		-0.5 to $V_{CC} + 0.5$	V
I_{OK}	DC output diode current	$V_O = -0.5V$	-20	mA
		$V_O = V_{CC} + 0.5V$	+20	
V_O	DC output voltage		-0.5 to $V_{CC} + 0.5$	V
I_O	DC output source or sink current		± 50	mA
I_{CC}, I_{GND}	DC V_{CC} or GND current per output		± 50	mA
I_{CC}, I_{GND}	DC V_{CC} or GND current		± 200	mA
T_{stg}	Storage temperature range		-65 to 150	°C
P_{TOT}	Power dissipation per package — plastic mini-pack (SO) — plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K	500	mW
		above +60°C derate linearly with 5.5 mW/K	500	

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Octal D-type transparent latch (3-State)

74AC373
74ACT373**DC ELECTRICAL CHARACTERISTICS (74AC373)**

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC} (V)	LIMITS			UNIT
				Temp = -40°C to +85°C			
				MIN	TYP ¹	MAX	
V _{IH}	HIGH level Input voltage	V _{OUT} = 0.1V or (V _{CC} – 0.1V)	3.0	2.1	1.5		V
			4.5	3.15	2.25		
			5.5	3.85	2.75		
V _{IL}	LOW level Input voltage	V _{OUT} = 0.1V or (V _{CC} – 0.1V)	3.0		1.5	0.9	V
			4.5		2.25	1.35	
			5.5		2.75	1.65	
V _{OH}	HIGH level output voltage	I _{OUT} = –50 μA	3.0	2.9	2.99		V
			4.5	4.4	4.49		
			5.5	5.4	5.49		
		V _{IN} = V _{IL} or V _{IH} ; I _{OH} = –12mA ¹	3.0	2.46			V
		V _{IN} = V _{IL} or V _{IH} ; I _{OH} = –24mA ¹	4.5	3.76			
		V _{IN} = V _{IL} or V _{IH} ; I _{OH} = –24mA ¹	5.5	4.76			
V _{OL}	LOW level output voltage	I _{OUT} = 50 μA	3.0		0.01	0.1	V
			4.5		0.01	0.1	
			5.5		0.01	0.1	
		V _{IN} = V _{IL} or V _{IH} ; I _{OL} = 12mA ¹	3.0			0.44	V
		V _{IN} = V _{IL} or V _{IH} ; I _{OL} = 24mA ¹	4.5			0.44	
		V _{IN} = V _{IL} or V _{IH} ; I _{OL} = 24mA ¹	5.5			0.44	
I _{IN}	Input leakage current	V _{IN} = V _{CC} , GND	5.5			± 1.0	μA
I _{OZ}	3-State output OFF-state current	V _{IN} = V _{IL} , V _{IH} V _{OUT} = V _{CC} , GND	5.5			± 2.5	μA
I _{OLD}	Dynamic output current ²	V _{OLD} = 1.65V max	5.5	75			mA
I _{OHD}	Dynamic output current ²	V _{OHD} = 3.85V min	5.5			–75	mA
I _{CC}	Quiescent supply current	V _{IN} = V _{CC} or GND	5.5			40	μA

NOTES:

1. All outputs loaded
2. Maximum test duration 2.0 ms; one output loaded at a time

Octal D-type transparent latch (3-State)

74AC373
74ACT373**DC ELECTRICAL CHARACTERISTICS (74ACT373)**

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC} (V)	LIMITS			UNIT
				Temp = -40°C to +85°C			
				MIN	TYP ¹	MAX	
V _{IH}	HIGH level Input voltage	V _{OUT} = 0.1V or (V _{CC} – 0.1V)	4.5	2.0	1.5		V
			5.5	2.0	1.5		
V _{IL}	LOW level Input voltage	V _{OUT} = 0.1V or (V _{CC} – 0.1V)	4.5		1.5	0.8	V
			5.5		1.5	0.8	
V _{OH}	HIGH level output voltage	I _{OUT} = –50 μA	4.5	4.4	4.49		V
			5.5	5.4	5.49		
		V _{IN} = V _{IL} or V _{IH} ; I _{OH} = –24mA ¹	4.5	3.76			V
			5.5	4.76			
V _{OL}	LOW level output voltage	I _{OUT} = 50 μA	4.5		0.01	0.1	V
			5.5		0.01	0.1	
		V _{IN} = V _{IL} or V _{IH} ; I _{OL} = 24mA ¹	4.5			0.44	V
			5.5			0.44	
I _{IN}	Input leakage current	V _{IN} = V _{CC} , GND	5.5			± 1.0	μA
I _{OZ}	3-State output OFF-state current	V _{IN} = V _{IL} , V _{IH} V _{OUT} = V _{CC} , GND	5.5			± 2.5	μA
ΔI _{CC}	Additional quiescent supply current per input pin	V _{IN} = V _{CC} – 2.1V Other inputs at V _{CC} or GND; I _{OUT} = 0	5.5			1.5	mA
I _{OLD}	Dynamic output current ²	V _{OLD} = 1.65V max	5.5	75			mA
I _{OHD}	Dynamic output current ²	V _{OHD} = 3.85V min	5.5			–75	mA
I _{CC}	Quiescent supply current	V _{IN} = V _{CC} or GND	5.5			40	μA

NOTES:

1. All outputs loaded
2. Maximum test duration 2.0ms, one output loaded at a time

Octal D-type transparent latch (3-State)

74AC373
74ACT373**AC CHARACTERISTICS FOR 74AC373**GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; .

SYMBOL	PARAMETER	V _{CC} ¹	LIMITS					UNIT	WAVEFORM
			T _{amb} = +25°C			T _{amb} = −40°C to +85°C			
			MIN	TYP	MAX	MIN	MAX		
t _{PLH}	Propagation delay D _n to Q _n	3.3 5.0	2.0 1.5	5.1 3.6	12.5 9.5	1.5 1.0	14.5 10.5	ns	2
t _{PHL}	Propagation delay D _n to Q _n	3.3 5.0	2.0 1.5	5.1 3.6	12.5 9.5	1.5 1.0	14.5 10.5	ns	2
t _{PLH}	Propagation delay LE to Q _n	3.3 5.0	2.0 1.5	5.6 3.9	12.5 9.5	1.5 1.0	14.5 10.5	ns	1
t _{PHL}	Propagation delay LE to Q _n	3.3 5.0	2.0 1.5	5.4 3.8	12.5 9.5	1.5 1.0	14.5 10.5	ns	1
t _{pZH}	3-State output enable time OE to Q _n	3.3 5.0	2.0 1.5	5.9 4.0	11.0 8.5	1.5 1.0	13.0 9.5	ns	4
t _{pZL}	3-State output enable time OE to Q _n	3.3 5.0	2.0 1.5	5.9 4.2	11.0 8.5	1.5 1.0	13.0 9.5	ns	4
t _{PHZ}	3-State output disable time OE to Q _n	3.3 5.0	2.0 1.5	5.1 3.5	10.5 8.0	1.5 1.0	12.0 9.0	ns	4
t _{PLZ}	3-State output disable time OE to Q _n	3.3 5.0	2.0 1.5	4.6 3.3	10.5 8.0	1.5 1.0	12.0 9.0	ns	4
t _w	LE pulse width HIGH	3.3 5.0	5.5 4.0	2.0 1.5		6.0 4.5		ns	1
t _{su}	Set up time D _n to LE	3.3 5.0	5.5 4.0	0.5 0.4		6.0 4.5		ns	3
t _h	Hold time D _n to LE	3.3 5.0	1.0 1.0	0.3 0.2		1.0 1.0		ns	3

NOTE:

1. Voltage range 3.3V is $V_{CC} = 3.3V \pm 0.3V$
Voltage range 5.0V is $V_{CC} = 5.0V \pm 0.5V$

AC CHARACTERISTICS FOR 74ACT373GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; .

SYMBOL	PARAMETER	V _{CC} ¹	LIMITS					UNIT	WAVEFORM
			T _{amb} = +25°C			T _{amb} = −40°C to +85°C			
			MIN	TYP	MAX	MIN	MAX		
t _{PLH}	Propagation delay D _n to Q _n	5.0	2.0	4.3	10.0	1.5	11.5	ns	2
t _{PHL}	Propagation delay D _n to Q _n	5.0	2.0	4.9	10.0	1.5	11.5	ns	2
t _{PLH}	Propagation delay LE to Q _n	5.0	2.0	4.9	10.0	1.5	11.5	ns	1
t _{PHL}	Propagation delay LE to Q _n	5.0	2.0	4.6	10.0	1.5	11.5	ns	1
t _{pZH}	3-State output enable time OE to Q _n	5.0	2.0	5.2	9.5	1.5	10.5	ns	4
t _{pZL}	3-State output enable time OE to Q _n	5.0	2.0	5.3	9.5	1.5	10.5	ns	4
t _{PHZ}	3-State output disable time OE to Q _n	5.0	2.0	4.9	9.0	1.5	10.0	ns	4
t _{PLZ}	3-State output disable time OE to Q _n	5.0	2.0	4.6	9.0	1.5	10.0	ns	4
t _w	LE pulse width HIGH	5.0	5.0	2.0		5.5		ns	1
t _{su}	Set up time D _n to LE	5.0	3	0.8		3		ns	3
t _h	Hold time D _n to LE	5.0	2.5	0.8		3		ns	3

NOTE:


1. These values are at $V_{CC} = 5.0V \pm 0.5V$

Octal D-type transparent latch (3-State)


74AC373
74ACT373

AC WAVEFORMS


V_{OL} and V_{OH} are the typical output voltage drops that occur with the output load.



Waveform 1. Propagation delay, enable to output, and enable pulse width




Waveform 2. Propagation delay for data to outputs



Waveform 3. Data setup and hold times

$$V_X = V_{OL} + 0.3V$$

$$V_Y = V_{OH} - 0.3V$$



Waveform 4. 3-State output enable and disable times.

Octal D-type transparent latch (3-State)

74AC373
74ACT373

TEST CIRCUIT

Test Circuit for 3-State Outputs

TEST	SWITCH
tPLH/tPHL	Open
tPLZ/tPZL	2 x VCC
tPHZ/tPZH	Open

FAMILY	VIN Input Requirements	Vm Input	Vm Output
AC	GND to VCC	50% VCC	50% VCC
ACT	GND to 3.0V	1.5V	50% VCC

DEFINITIONS

RL = Load resistor; see AC characteristics for value.

CL = Load capacitance, see AC characteristics

RT = Termination resistance should be equal to ZOUT of pulse generators.

SV00451


Waveform 5. Load circuitry for switching times.

Octal D-type transparent latch (3-State)

74AC37374ACT373

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1




Octal D-type transparent latch (3-State)

74AC373
74ACT373

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



Octal D-type transparent latch (3-State)

74AC373
74ACT373

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1

