NEC

MOS INTEGRATED CIRCUIT

μPD23C64040AL

64M-BIT MASK-PROGRAMMABLE ROM
8M-WORD BY 8-BIT(BYTE MODE) / 4M-WORD BY 16-BIT(WORD MODE)
PAGE ACCESS MODE

Description

The μPD23C64040AL is a 67,108,864 bits mask-programmable ROM. The word organization is selectable (BYTE mode: 8,388,608 words by 8 bits, WORD mode: 4,194,304 words by 16 bits).

The active levels of OE (Output Enable Input) can be selected with mask-option.

The μPD23C64040AL are packed in 44-pin plastic SOP and 48-pin plastic TSOP (I).

Features

- Word organization
  - 8,388,608 words by 8 bits (BYTE mode)
  - 4,194,304 words by 16 bits (WORD mode)
- Page access mode
  - BYTE mode: 8-byte random page access
  - WORD mode: 4-word random page access
- Operating supply voltage: 2.7 to 3.6 V

	Operating supply voltage V_{CC}	Access time / Page access time ns (MAX.)	Power supply current (Active mode) mA (MAX.)	Standby current (CMOS level input) μA (MAX.)
★	3.3 V ± 0.3 V	85 / 25	60	30
★	3.0 V ± 0.3 V	100 / 30	55	30

Ordering Information

Part Number	Package
μPD23C64040ALGX-xxx	44-pin Plastic SOP (600 mil)
μPD23C64040ALGY-xxx-MJH	48-pin Plastic TSOP (I) (12 x 18 mm)(Normal bent)
μPD23C64040ALGY-xxx-MKH	48-pin Plastic TSOP (I) (12 x 18 mm)(Reverse bent)

(xxx: ROM code suffix)

The information in this document is subject to change without notice.

Document No. M13208EJ2V0DS00 (2nd edition)
Date Published July 1998 NS CP (K)
Printed in Japan

The mark ★ shows major revised

Pin Configuration (Marking Side)

/xxx indicates active low signal.

44-pin plastic SOP (600 mil)

[μPD23C64040AGX-xxx]



A0 - A21	:	Address inputs
O0 - O7, O8 - O14	:	Data outputs
O15, A–1	:	Data 15 output (WORD mode), LSB address input (BYTE mode)
WORD, /BYTE	:	Mode select
/CE	:	Chip Enable
/OE, OE	:	Output Enable
VCC	:	Supply voltage
GND	:	Ground
DC	:	Don't Care

48-pin plastic TSOP (I) (12 x 18 mm) (Normal bent)

[μPD23C64040ALGY-xxx-MJH]



A0 - A21	:	Address inputs
O0 - O7, O8 - O14	:	Data outputs
O15, A–1	:	Data 15 output (WORD mode), LSB address input (BYTE mode)
WORD, /BYTE	:	Mode select
/CE	:	Chip Enable
/OE, OE	:	Output Enable
Vcc	:	Supply voltage
GND	:	Ground
NC Note	:	No Connection
DC	:	Don't Care

Note Some signals can be applied because this pin is not connected to the inside of the chip.

48-pin plastic TSOP (I) (12 x 18 mm) (Reverse bent)

[μPD23C64040ALGY-xxx-MKH]



A0 - A21	:	Address inputs
O0 - O7, O8 - O14	:	Data outputs
O15, A–1	:	Data 15 output (WORD mode), LSB address input (BYTE mode)
WORD, /BYTE	:	Mode select
/CE	:	Chip Enable
/OE, OE	:	Output Enable
V_{CC}	:	Supply voltage
GND	:	Ground
NC [Note]	:	No Connection
DC	:	Don't Care

Note Some signals can be applied because this pin is not connected to the inside of the chip.

Input / Output Pin Functions

Pin name	Input / Output	Function
WORD, /BYTE	Input	The pin for switching BYTE mode and WORD mode. **High level** : WORD mode (4M-word by 16-bit) **Low level** : BYTE mode (8M-word by 8-bit)
A0 to A21 (Address inputs)		Address bus. A0 to A21 are used differently in the WORD mode and the BYTE mode. **WORD mode (4M-word by 16-bit)** A0 to A21 are used as 22 bits address signals. **BYTE mode (8M-word by 8-bit)** A0 to A21 are used as the upper 22 bits of total 23 bits of address signal. (The least significant bit (A–1) is combined to O15.)
O0 to O7, O8 to O14 (Data output)	Output	Output data bus. O0 to O7, O8 to O14 are used differently in the WORD mode and the BYTE mode. **WORD mode (4M-word by 16-bit)** The lower 15 bits of 16 bits data outputs to O0 to O14. (The most significant bit (O15) combined to A–1.) **BYTE mode (8M-word by 8-bit)** 8 bits data outputs to O0 to O7 and also O8 to O14 are high impedance.
O15, A–1 (Data output 15) , (LSB Address input)	Input , Output	O15, A–1 are used differently in the WORD mode and the BYTE mode. **WORD mode (4M-word by 16-bit)** The most significant output data bus (O15). **BYTE mode (8M-word by 8-bit)** The least significant address bus (A–1).
/CE (Chip Enable)	Input	Chip activating signal. When the OE is active, output states are following. **High level** : High impedance **Low level** : Data out
/OE, OE, DC (Output Enable)	Input	Output enable signal. The active level of OE is mask option. The active level of OE can be selected from high active, low active and Don't care at order.
V_{CC}	–	Supply voltage
GND	–	Ground
NC	–	Not internally connected. (The signal can be connected.)

Block Diagram



Mask Option

The active levels of output enable pin (/OE, OE, DC) are mask programmable and optional, and can be selected from among "0" "1" "x" shown in the table below.

Option	/OE, OE, DC	OE active level
0	/OE	L
1	OE	H
x	DC	Don't care

Operation modes for each option are shown in the tables below.

Operation mode (Option: 0)

/CE	/OE	Mode	Output state
L	L	Active	Data out
	H		High impedance
H	H or L	Standby	High impedance

Operation mode (Option: 1)

/CE	OE	Mode	Output state
L	L	Active	High impedance
	H		Data out
H	H or L	Standby	High impedance

Operation mode (Option: x)

/CE	DC	Mode	Output state
L	H or L	Active	Data out
H	H or L	Standby	High impedance

Remark L: Low level input
H: High level input

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V_{CC}		–0.3 to +4.6	V
Input voltage	V_I		–0.3 to V_{CC} +0.3	V
Output voltage	V_O		–0.3 to V_{CC} +0.3	V
Operating ambient temperature	T_A		–10 to +70	°C
Storage temperature	T_{stg}		–65 to +150	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (T_A = 25 °C)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_I	f = 1 MHz			10	pF
Output capacitance	C_O				12	pF

DC Characteristics (T_A = –10 to +70 °C, V_{CC} = 2.7 to 3.6 V)

Parameter	Symbol	Test conditions		MIN.	TYP.	MAX.	Unit
High level input voltage	V_{IH}			2.0		V_{CC} + 0.3	V
Low level input voltage	V_{IL}	V_{CC} = 3.0 V ± 0.3 V		–0.3		+0.5	V
		V_{CC} = 3.3 V ± 0.3 V		–0.3		+0.8	
High level output voltage	V_{OH}	I_{OH} = –100 μA		2.4			V
Low level output voltage	V_{OL}	I_{OL} = 2.1 mA				0.4	V
Input leakage current	I_{LI}	V_I = 0 V to V_{CC}		–10		+10	μA
Output leakage current	I_{LO}	V_O = 0 V to V_{CC}, Chip deselected		–10		+10	μA
Power supply current	I_{CC1}	/CE = V_{IL}(Active mode),	V_{CC} = 3.0 V ± 0.3 V			55	mA
		I_O = 0 mA	V_{CC} = 3.3 V ± 0.3 V			60	
Standby current	I_{CC3}	/CE = V_{CC} – 0.2 V (Standby mode)				30	μA

★ AC Characteristics (T_A = –10 to +70 °C, V_{CC} = 2.7 to 3.6 V)

Parameter	Symbol	Test condition	V_{CC} = 3.0 V ± 0.3 V			V_{CC} = 3.3 V ± 0.3 V			Unit
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Address access time	t_{ACC}				100			85	ns
Page access time	t_{PAC}				30			25	ns
Chip enable access time	t_{CE}				100			85	ns
Output enable access time	t_{OE}				30			25	ns
Output hold time	t_{OH}		0			0			ns
Output disable time	t_{DF}		0		30	0		25	ns
WORD, /BYTE access time	t_{WB}				100			100	ns

Remark t_{DF} is the time from inactivation of /CE or /OE, OE to high-impedance state output.

AC Test Conditions

Input waveform (Rise / Fall time ≤ 5 ns)



Output waveform



Output load

1TTL + 100 pF

Read Cycle Timing Chart 1



Notes 1. During WORD mode, A–1 is O15.

2. t_{DF} is specified when one of /CE, /OE, OE is inactivated.

3. During BYTE mode, O8 to O14 are high impedance and O15 is A–1.

★ **Read Cycle Timing Chart 2 (Page Access Mode)**



Notes 1. During WORD mode, A–1 is O15.

2. t_{DF} is specified when one of /CE, /OE, OE is inactivated.

3. During BYTE mode, O8 to O14 are high impedance and O15 is A–1.

4. The definition of page access time is as follows.

Page access time	Upper address (A2 to A21) inputs condition	/CE input condition	/OE, OE input condition
t_{PAC}	Before $t_{ACC} - t_{PAC}$	Before $t_{CE} - t_{PAC}$	Before stabilizing of page address (A –1, A0, A1)

★ **WORD, /BYTE Switch Timing Chart**



Remark /OE, OE and /CE: Active.

Package Drawings

44 PIN PLASTIC SOP (600 mil)



NOTE

1. Controlling dimension — millimeter.
2. Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	$27.83^{+0.4}_{-0.05}$	$1.096^{+0.016}_{-0.003}$
B	0.78 MAX.	0.031 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	$0.42^{+0.08}_{-0.07}$	$0.017^{+0.003}_{-0.004}$
E	0.15±0.1	0.006±0.004
F	3.0 MAX.	0.119 MAX.
G	2.7±0.05	$0.106^{+0.003}_{-0.002}$
H	16.04±0.3	$0.631^{+0.013}_{-0.012}$
I	13.24±0.1	$0.521^{+0.005}_{-0.004}$
J	1.4±0.2	0.055±0.008
K	$0.22^{+0.08}_{-0.07}$	$0.009^{+0.003}_{-0.004}$
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
M	0.12	0.005
N	0.10	0.004
P	$3°^{+7°}_{-3°}$	$3°^{+7°}_{-3°}$

P44GX-50-600A-3

48 PIN PLASTIC TSOP (I) (12×18)



NOTES

1. Controlling dimension — Millimeter.
2. Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
3. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX. <0.489 inch MAX.>)

ITEM	MILLIMETERS	INCHES
A	12.0±0.1	$0.472^{+0.005}_{-0.004}$
B	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	$0.009^{+0.002}_{-0.003}$
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	1.0±0.05	$0.039^{+0.003}_{-0.002}$
I	16.4±0.1	$0.646^{+0.004}_{-0.005}$
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
K	0.145±0.05	$0.006^{+0.002}_{-0.003}$
L	0.5	0.020
M	0.10	0.004
N	0.10	0.004
P	18.0±0.2	$0.709^{+0.008}_{-0.009}$
Q	$3^{\circ}{}^{+5^{\circ}}_{-3^{\circ}}$	$3^{\circ}{}^{+5^{\circ}}_{-3^{\circ}}$
R	0.25	0.010
S	0.60±0.15	$0.024^{+0.006}_{-0.007}$

S48GY-50-MJH1

48 PIN PLASTIC TSOP (I) (12×18)



NOTES

1. Controlling dimension — Millimeter.
2. Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
3. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX. <0.489 inch MAX.>)

ITEM	MILLIMETERS	INCHES
A	12.0±0.1	$0.472^{+0.005}_{-0.004}$
B	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	$0.009^{+0.002}_{-0.003}$
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	1.0±0.05	$0.039^{+0.003}_{-0.002}$
I	16.4±0.1	$0.646^{+0.004}_{-0.005}$
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
K	0.145±0.05	$0.006^{+0.002}_{-0.003}$
L	0.5	0.020
M	0.10	0.004
N	0.10	0.004
P	18.0±0.2	$0.709^{+0.008}_{-0.009}$
Q	$3^{\circ}{}^{+5^{\circ}}_{-3^{\circ}}$	$3^{\circ}{}^{+5^{\circ}}_{-3^{\circ}}$
R	0.25	0.010
S	0.60±0.15	$0.024^{+0.006}_{-0.007}$

S48GY-50-MKH1

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μPD23C64040AL.

Types of Surface Mount Device

μPD23C64040ALGX : 44-pin plastic SOP (600 mil)

μPD23C64040ALGY-MJH : 48-pin plastic TSOP (I) (12 x 18 mm) (Normal bent)

μPD23C64040ALGY-MKH : 48-pin plastic TSOP (I) (12 x 18 mm) (Reverse bent)

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

M4 96.5