

# 54164, 54LS164 Shift Registers

## 8-Bit Serial-In Parallel-Out Shift Registers

### Product Specification

### Military Logic Products

#### FEATURES

- Gated serial data inputs
- Typical shift frequency of 36MHz
- Asynchronous Master Reset
- Fully buffered clock and data inputs

#### DESCRIPTION

The 54164 and 54LS164 are 8-bit edge-triggered shift registers with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs ( $D_{sa}$  or  $D_{sb}$ ); either input

can be used as an Active-High enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied High.

Data shifts one place to the right on each Low-to-High transition of the Clock (CP) input, and enters into  $Q_0$  the logical AND of the two Data inputs ( $D_{sa} \cdot D_{sb}$ ) that existed one setup time before the rising clock edge. A Low-level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs Low.

#### ORDERING INFORMATION


DESCRIPTION	ORDER CODE
Ceramic DIP	54LS164/BCA, 54164/BCA
Ceramic Flat Pack	54LS164/BDA
Ceramic LLCC	54LS164/B2A

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54	54LS
All	Inputs	1UL	1LSUL
All	Outputs	5UL	10LSUL

NOTE: Where a 54 Unit Load (UL) is understood to be  $40\mu A I_{IH}$  and  $-1.6mA I_{IL}$ , and a 54LS Unit Load (LSUL) is  $20\mu A I_{IH}$  and  $-0.4mA I_{IL}$ .

#### PIN CONFIGURATION




#### LOGIC SYMBOL



# Shift Registers

## 54164, 54LS164

### LOGIC DIAGRAM



### MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS		
	MR	CP	D <sub>aa</sub>	D <sub>ab</sub>	Q <sub>0</sub>	Q <sub>1</sub> — Q <sub>6</sub>	Q <sub>7</sub>
Reset	L	X	X	X	L	L	L
Shift	H	↑	l	l	L	Q <sub>0</sub>	Q <sub>6</sub>
	H	↑	l	h	L	Q <sub>0</sub>	Q <sub>6</sub>
	H	↑	h	l	L	Q <sub>0</sub>	Q <sub>6</sub>
	H	↑	h	h	H	Q <sub>0</sub>	Q <sub>6</sub>

H = High voltage level  
 h = High voltage level one set-up time prior to the Low-to-High Clock transition  
 L = Low voltage level  
 l = Low voltage level one set-up time prior to the Low-to-High Clock transition  
 q = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the Low-to-High Clock transition  
 X = Don't care  
 ↑ = Low-to-High Clock transition

### ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	54164	54LS164	UNIT
V <sub>CC</sub>	Supply voltage	7.0	7.0	V
V <sub>I</sub>	Input voltage range	-0.5 to +5.5	-0.5 to +7.0	V
I <sub>I</sub>	Input current range	-30 to +5.0	-30 to +1	mA
V <sub>O</sub>	Voltage applied to output in High output state range	-0.5 to +V <sub>CC</sub>	-0.5 to +V <sub>CC</sub>	V
T <sub>STG</sub>	Storage temperature range	-65 to +150	-65 to +150	°C

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	54164			54LS164			UNIT
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			2.0			V
V <sub>IL</sub>	Low-level input voltage			+0.8			+0.7	V
I <sub>IK</sub>	Input clamp current			-12			-18	mA
I <sub>OH</sub>	High-level output current			-400			-400	μA
I <sub>OL</sub>	Low-level output current			8			4	mA
T <sub>A</sub>	Operating free-air temperature range	-55		+125	-55		+125	°C


# Shift Registers

# 54164, 54LS164

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	54164			54LS164			UNIT
			Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max, I <sub>OH</sub> = Max	2.4	3.4		2.5	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max, I <sub>OL</sub> = Max		0.2	0.4		0.25	0.4	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = I <sub>IK</sub>			-1.5			-1.5	V
I <sub>IH2</sub>	Input current at maximum input voltage	V <sub>CC</sub> = Max V <sub>I</sub> = 5.5V V <sub>I</sub> = 7.0V			1.0			0.1	mA
I <sub>IH1</sub>	High-level input current	V <sub>CC</sub> = Max V <sub>I</sub> = 2.4V V <sub>I</sub> = 2.7V			40			20	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V			-1.6			-0.4	mA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = Max	-10		-27.5	-20		-100	mA
I <sub>CC</sub>	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = Max		37	54		16	27	mA

### APPLICATION DIAGRAM



### AC ELECTRICAL CHARACTERISTICS T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V<sup>5</sup>

SYMBOL	PARAMETER	TEST CONDITIONS	54164		54LS164		UNIT
			C <sub>L</sub> = 15pF		C <sub>L</sub> = 15pF		
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum shift frequency	Waveform 1	25		25		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 1		27 32		27 32	ns
t <sub>PHL</sub>	Propagation delay MR to output	Waveform 2		36		36	ns

### AC SETUP REQUIREMENTS T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

SYMBOL	PARAMETER	TEST CONDITIONS	54164		54LS164		UNIT
			Min	Max	Min	Max	
t <sub>w</sub>	Clock pulse width	Waveform 1	20		20		ns
t <sub>w</sub>	MR pulse width	Waveform 2	20		20		ns
t <sub>S</sub>	Setup time data to clock	Waveform 3	15		15		ns
t <sub>H</sub>	Hold time data to clock	Waveform 3	5.0		5.0		ns
t <sub>REC</sub>	MR clock recovery time	Waveform 2	30		30		ns

## Shift Registers

54164, 54LS164

AC ELECTRICAL CHARACTERISTICS  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	54164		54LS164		UNIT
			$C_L = 50\text{pF}$		$C_L = 50\text{pF}$		
			Min	Max	Min	Max	
$f_{\text{MAX}}$	Maximum shift frequency	Waveform 1	22		22		MHz
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay Clock to output	Waveform 1		34 41		31 36	ns ns
$t_{\text{PHL}}$	Propagation delay MR to output	Waveform 2		46		40	ns

AC ELECTRICAL CHARACTERISTICS  $T_A = -55^\circ\text{C}$  and  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}^5$ 

SYMBOL	PARAMETER	TEST CONDITIONS	54164		54LS164		UNIT
			$C_L = 50\text{pF}$		$C_L = 50\text{pF}$		
			Min	Max	Min	Max	
$f_{\text{MAX}}$	Maximum shift frequency	Waveform 1	18		20		MHz
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay Clock to output	Waveform 1		31 48		40 47	ns ns
$t_{\text{PHL}}$	Propagation delay MR to output	Waveform 2		55		52	ns

AC SETUP REQUIREMENTS  $T_A = -55^\circ\text{C}$  and  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}^5$ 

SYMBOL	PARAMETER	TEST CONDITIONS	54164		54LS164		UNIT
			Min	Max	Min	Max	
$t_W$	Clock pulse width	Waveform 1	30		20		ns
$t_W$	MR pulse width	Waveform 2	50		25		ns
$t_S$	Setup time data to clock	Waveform 3	15		20		ns
$t_H$	Hold time data to clock	Waveform 3	10		10		ns
$t_{\text{REC}}$	MR clock recovery time	Waveform 2	30		30		ns


## NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
- All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .
- Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Measure  $I_{CC}$  with the Serial inputs grounded, the Clock input at 2.4V, and a momentary ground, then  $\geq 4.0\text{V}$  applied to Master Reset, and all outputs open.
- These parameters are guaranteed, but not tested.


# Shift Registers

## 54164, 54LS164

### AC WAVEFORMS



### TEST CIRCUIT AND WAVEFORM



FAMILY	INPUT PULSE CHARACTERISTICS					
	$R_L$	$V_M$	Rep. Rate	$T_W$	$T_{TLH}$	$T_{THL}$
54LSXXX	2.0k $\Omega$	1.3V	1MHz	500ns	$\leq 15ns$	$\leq 6ns$
54XXX	400 $\Omega$	1.5V	1MHz	500ns	$\leq 7ns$	$\leq 7ns$

**DEFINITIONS:**

- $C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generators.
- D = Diodes are 1N916, 1N3064, or equivalent.
- $V_X$  = Unclocked pins must be held at  $\leq 0.8V$ ,  $\geq 2.7V$  or open per Function Table.