

# DRAM MODULE

MT6LDT472A (X),  
MT12LDT872A (X)

For the latest data sheet revisions, please refer to the Micron  
Web site: [www.micron.com/mti/msp/html/datasheet.html](http://www.micron.com/mti/msp/html/datasheet.html)

## FEATURES

- JEDEC-standard ECC pinout in a 168-pin, dual in-line memory module (DIMM)
- 32MB (4 Meg x 72) and 64MB (8 Meg x 72)
- Nonbuffered
- High-performance CMOS silicon-gate process
- Single +3.3V ±0.3V power supply
- All inputs, outputs and clocks are LVTTTL-compatible
- 4,096-cycle CAS#-BEFORE-RAS# (CBR) refresh distributed across 64ms
- FAST PAGE-MODE (FPM) or Extended Data-Out (EDO) PAGE MODE access cycles
- Serial presence-detect (SPD)

## OPTIONS

- Package  
168-pin DIMM (gold)
- Timing  
50ns access  
60ns access
- Access Cycle  
FAST PAGE MODE  
EDO PAGE MODE

## MARKING

G

-5\*  
-6

None  
X

\* EDO version only

## KEY TIMING PARAMETERS


### EDO Operating Mode

SPEED	t <sub>RC</sub>	t <sub>RAC</sub>	t <sub>PC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>CAS</sub>
-5	84ns	50ns	20ns	25ns	13ns	8ns
-6	104ns	60ns	25ns	30ns	15ns	10ns

### FPM Operating Mode

SPEED	t <sub>RC</sub>	t <sub>RAC</sub>	t <sub>PC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>RP</sub>
-6	110ns	60ns	35ns	30ns	15ns	40ns

## PIN ASSIGNMENT (Front View) 168-Pin DIMM



PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	V <sub>SS</sub>	43	V <sub>SS</sub>	85	V <sub>SS</sub>	127	V <sub>SS</sub>
2	DQ0	44	OE2#	86	DQ32	128	RFU
3	DQ1	45	RAS2#	87	DQ33	129	RAS3#
4	DQ2	46	CAS2#	88	DQ34	130	CAS6#
5	DQ3	47	CAS3#	89	DQ35	131	CAS7#
6	V <sub>DD</sub>	48	WE2#	90	V <sub>DD</sub>	132	RFU
7	DQ4	49	V <sub>DD</sub>	91	DQ36	133	V <sub>DD</sub>
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	CB2	94	DQ39	136	CB6
11	DQ8	53	CB3	95	DQ40	137	CB7
12	V <sub>SS</sub>	54	V <sub>SS</sub>	96	V <sub>SS</sub>	138	V <sub>SS</sub>
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V <sub>DD</sub>	101	DQ45	143	V <sub>DD</sub>
18	V <sub>DD</sub>	60	DQ20	102	V <sub>DD</sub>	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	RFU	104	DQ47	146	RFU
21	CB0	63	NC	105	CB4	147	NC
22	CB1	64	V <sub>SS</sub>	106	CB5	148	V <sub>SS</sub>
23	V <sub>SS</sub>	65	DQ21	107	V <sub>SS</sub>	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V <sub>DD</sub>	68	V <sub>SS</sub>	110	V <sub>DD</sub>	152	V <sub>SS</sub>
27	WE0#	69	DQ24	111	RFU	153	DQ56
28	CAS0#	70	DQ25	112	CAS4#	154	DQ57
29	CAS1#	71	DQ26	113	CAS5#	155	DQ58
30	RAS0#	72	DQ27	114	RAS1#	156	DQ59
31	OE0#	73	V <sub>DD</sub>	115	RFU	157	V <sub>DD</sub>
32	V <sub>SS</sub>	74	DQ28	116	V <sub>SS</sub>	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V <sub>SS</sub>	120	A7	162	V <sub>SS</sub>
37	A8	79	NC	121	A9	163	NC
38	A10	80	NC	122	A11	164	NC
39	NC (A12)	81	NC	123	NC (A13)	165	SA0
40	V <sub>DD</sub>	82	SDA	124	V <sub>DD</sub>	166	SA1
41	V <sub>DD</sub>	83	SCL	125	RFU	167	SA2
42	RFU	84	V <sub>DD</sub>	126	RFU	168	V <sub>DD</sub>

NOTE: Pin symbols in parentheses are not used on these modules but may be used for other modules in this product family. They are for reference only.

**PART NUMBERS**

EDO Operating Mode

PART NUMBER	CONFIGURATION	SPEED
MT6LDT472AG-5 X	4 Meg x 72 ECC	50ns
MT6LDT472AG-6 X	4 Meg x 72 ECC	60ns
MT12LDT872AG-5 X	8 Meg x 72 ECC	50ns
MT12LDT872AG-6 X	8 Meg x 72 ECC	60ns

FPM Operating Mode

PART NUMBER	CONFIGURATION	SPEED
MT6LDT472AG-6	4 Meg x 72 ECC	60ns
MT12LDT872AG-6	8 Meg x 72 ECC	60ns

**GENERAL DESCRIPTION**

The MT6LDT472A (X) and MT12LDT872A (X) are randomly accessed 32MB and 64MB memories organized in a x72 configuration. They are specially processed to operate from 3V to 3.6V for low-voltage memory systems.

During READ or WRITE cycles, each bit is uniquely addressed through the address bits. Two copies of address 0 (A0 and B0) are defined to allow maximum performance for four-byte applications which interleave between two four-byte banks. A0 is common to the DRAMs used for DQ0-DQ35, while B0 is common to the DRAMs used for DQ36-DQ71. RAS# is used to latch the first 12 bits and CAS# the latter 10 bits.

READ and WRITE cycles are selected with the WE# input. A logic HIGH on WE# dictates read mode, while a logic LOW on WE# dictates write mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE# or CAS#, whichever occurs last. An EARLY WRITE occurs when WE# is taken LOW prior to CAS# falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE# falls after CAS# is taken LOW. During EARLY WRITE cycles, the data-outputs (Q) will remain High-Z regardless of the state of OE#. During LATE WRITE or READ-MODIFY-WRITE cycles, OE# must be taken HIGH to disable the data-outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping OE# LOW, no WRITE will occur, and the data-outputs will drive read data from the accessed location.

**EDO PAGE MODE**

EDO PAGE MODE is an accelerated FAST-PAGE-MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS# goes back HIGH. EDO provides

for CAS# precharge time (<sup>t</sup>CP) to occur without the output data going invalid. This elimination of CAS# output control provides for pipelined READs.

FAST-PAGE-MODE modules have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. EDO-PAGE-MODE DRAMs operate like FAST-PAGE-MODE DRAMs, except data will remain valid or become valid after CAS# goes HIGH during READs, provided RAS# and OE# are held LOW. If OE# is pulsed while RAS# and CAS# are LOW, data will toggle from valid data to High-Z and back to the same valid data. If OE# is toggled or pulsed after CAS# goes HIGH while RAS# remains LOW, data will transition to and remain High-Z.

During an application, if the DQ outputs are wire OR'd, OE# must be used to disable idle banks of DRAMs. Alternatively, pulsing WE# to the idle banks during CAS# HIGH time will also tristate the outputs. Independent of OE# control, the outputs will disable after <sup>t</sup>OFF, which is referenced from the rising edge of RAS# or CAS#, whichever occurs last. (Refer to the 4 Meg x 16 [MT4LC4M16R6] DRAM data sheet for additional information on EDO functionality.)

**REFRESH**

Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS# HIGH time. Correct memory cell data is preserved by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# REFRESH cycle (RAS#-ONLY, CBR or HIDDEN) so that all combinations of RAS# addresses (A0-A10/A11) are executed at least every <sup>t</sup>REF, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic RAS# addressing.

**SERIAL PRESENCE-DETECT OPERATION**

This module family incorporates serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various DRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA(2:0), which provide 8 unique DIMM/EEPROM addresses.

**SPD CLOCK AND DATA CONVENTIONS**

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figures 1 and 2).

**SPD START CONDITION**

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.


**SPD STOP CONDITION**

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.


**SPD ACKNOWLEDGE**

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3).


The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.



**Figure 1  
DATA VALIDITY**




**Figure 2  
DEFINITION OF START AND STOP**



**Figure 3  
ACKNOWLEDGE RESPONSE FROM RECEIVER**


**FUNCTIONAL BLOCK DIAGRAM  
MT6LDT472A(X) (32MB)**



U1-U4 = MT4LC4M16F5 FAST PAGE MODE  
U5, U6 = MT4LC4M4A1 FAST PAGE MODE

U1-U4 = MT4LC4M16R6 EDO PAGE MODE  
U5, U6 = MT4LC4M4E9 EDO PAGE MODE

**FUNCTIONAL BLOCK DIAGRAM  
MT12LDT872A(X) (64MB)**



U1-U8 = MT4LC4M16F5 FAST PAGE MODE    U1-U8 = MT4LC4M16R6 EDO PAGE MODE  
U9-U12 = MT4LC4M4A1 FAST PAGE MODE    U9-U12 = MT4LC4M4E9 EDO PAGE MODE

**PIN DESCRIPTIONS**

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
30, 45, 114, 129	RAS0#-RAS3#	Input	Row-Address Strobe: RAS# is used to clock-in the row-address bits. Two RAS# inputs allow for one x72 bank or two x36 banks.
28, 29, 46, 47, 112, 113, 130, 131	CAS0#-CAS7#	Input	Column-Address Strobe: CAS# is used to clock-in the column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles.
27, 48	WE0#, WE2#	Input	Write Enable: WE# is the READ/WRITE control for the DQ pins. If WE# is LOW prior to CAS# going LOW, the access is an EARLY WRITE cycle. If WE# is HIGH while CAS# is LOW, the access is a READ cycle, provided OE# is also LOW. If WE# goes LOW after CAS# goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
31, 44	OE0#, OE2#	Input	Output Enable: OE# is the input/output control for the DQ pins. These signals may be driven, allowing LATE WRITE cycles.
33-38, 117-122	A0-A11	Input	Address Inputs: These inputs are multiplexed and clocked by RAS# and CAS#.
2-5, 7-11, 13-17, 19, 20, 55-58, 60, 65-67, 69-72, 74-77, 86-89, 91-95, 97-101, 103, 104, 139-142, 144, 149-151, 153-156, 158-161	DQ0-DQ63	Input/Output	Data I/O: For WRITE cycles, DQ0-DQ63 act as inputs to the addressed DRAM location. For READ access cycles, DQ0-DQ63 act as outputs for the addressed DRAM location.
21, 22, 52, 53, 105, 106, 136, 137	CB0-CB7	Input/Output	Check Bits.
42, 62, 111, 115, 125-126, 128, 132, 146	RFU	–	Reserved for Future Use: These pins should be left unconnected.
6, 18, 26, 40, 41, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	VDD	Supply	Power Supply: +3.3V ±0.3V.
1, 12, 23, 32, 43, 54, 64, 68, 78, 85, 96, 107, 116, 127, 138, 148, 152, 162	VSS	Supply	Ground.
82	SDA	Input/Output	Serial Presence-Detect Data. SDA is a bidirectional pin used to transfer addresses and data into and data out of the presence-detect portion of the module.
83	SCL	Input	Serial Clock for Presence-Detect. SCL is used to synchronize the presence-detect data transfer to and from the module.
165-167	SA0-SA2	Input	Presence-Detect Address Inputs. These pins are used to configure the presence-detect device.



## 4, 8 MEG x 72 NONBUFFERED DRAM DIMMs

### SERIAL PRESENCE-DETECT MATRIX

BYTE	DESCRIPTION	ENTRY (VERSION)	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	HEX
0	NUMBER OF BYTES USED BY MICRON	128	1	0	0	0	0	0	0	0	80
1	TOTAL NUMBER OF SPD MEMORY BYTES	256	0	0	0	0	1	0	0	0	08
2	MEMORY TYPE	FAST PAGE MODE	0	0	0	0	0	0	0	1	01
		EDO PAGE MODE	0	0	0	0	0	0	1	0	02
3	NUMBER OF ROW ADDRESSES	12	0	0	0	0	1	1	0	0	0C
4	NUMBER OF COLUMN ADDRESSES	10	0	0	0	0	1	0	1	0	0A
5	NUMBER OF BANKS	1 (32MB)	0	0	0	0	0	0	0	1	01
		2 (64MB)	0	0	0	0	0	0	1	0	02
6	DATA WIDTH	x72	0	1	0	0	1	0	0	0	48
7	DATA WIDTH (continued)	NONE	0	0	0	0	0	0	0	0	00
8	VOLTAGE INTERFACE	LVTTTL	0	0	0	0	0	0	0	1	01
9	RAS# ACCESS TIME (tRAC)	50ns (-5)	0	0	1	1	0	0	1	0	32
		60ns (-6)	0	0	1	1	1	1	0	0	3C
10	CAS# ACCESS TIME (tCAC)	13ns (-5)	0	0	0	0	1	1	0	1	0D
		15ns (-6)	0	0	0	0	1	1	1	1	0F
11	MODULE CONFIGURATION TYPE	ECC	0	0	0	0	0	0	1	0	02
12	REFRESH RATES	15.625µs/NORMAL	0	0	0	0	0	0	0	0	00
13	DRAM WIDTH (PRIMARY DRAM)	x16	0	0	0	1	0	0	0	0	10
14	ERROR-CHECKING DRAM DATA WIDTH	x4	0	0	0	0	0	1	0	0	04
15-61	RESERVED		0	0	0	0	0	0	0	0	00
62	SPD REVISION	REV. 0	0	0	0	0	0	0	0	0	00
63	CHECKSUM FOR BYTES 0-62	32MB -5 (EDO)	0	0	1	1	1	1	1	1	3F
		32MB -6 (EDO)	0	1	0	0	1	0	1	1	4B
		32MB -6 (FPM)	0	1	0	0	1	0	1	0	4A
		64MB -5 (EDO)	0	1	0	0	0	0	0	0	40
		64MB -6 (EDO)	0	1	0	0	1	1	0	0	4C
		64MB -6 (FPM)	0	1	0	0	1	0	1	1	4B
64	MANUFACTURER'S JEDEC ID CODE	MICRON	0	0	1	0	1	1	0	0	2C
65-71	MANUFACTURER'S JEDEC CODE (CONT.)		1	1	1	1	1	1	1	1	FF
72	MANUFACTURING LOCATION		0	0	0	0	0	0	0	1	01
			0	0	0	0	0	0	1	0	02
			0	0	0	0	0	0	1	1	03
			0	0	0	0	0	1	0	0	04
73-90	MODULE PART NUMBER (ASCII)		x	x	x	x	x	x	x	x	XX
91	PCB IDENTIFICATION CODE	1	0	0	0	0	0	0	0	1	01
		2	0	0	0	0	0	0	1	0	02
		3	0	0	0	0	0	0	1	1	03
		4	0	0	0	0	0	1	0	0	04
92	IDENTIFICATION CODE (CONT.)	0	0	0	0	0	0	0	0	0	00
93	YEAR OF MANUFACTURE IN BCD		x	x	x	x	x	x	x	x	XX
94	WEEK OF MANUFACTURE IN BCD		x	x	x	x	x	x	x	x	XX
95-98	MODULE SERIAL NUMBER		x	x	x	x	x	x	x	x	XX
99-125	MANUFACTURER-SPECIFIC DATA (RSVD)		-	-	-	-	-	-	-	-	-

**NOTE:** 1. "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW."  
2. x = Variable Data.



## 4, 8 MEG x 72 NONBUFFERED DRAM DIMMs

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V <sub>DD</sub> Pin Relative to V <sub>SS</sub> .....	-1V to +4.6V
Voltage on Inputs or I/O Pins	
Relative to V <sub>SS</sub> .....	-1V to +4.6V
Operating Temperature, T <sub>A</sub> (ambient) .....	0°C to +70°C
Storage Temperature (plastic) .....	-55°C to +125°C
Power Dissipation .....	12W

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1, 30) (V<sub>DD</sub> = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
SUPPLY VOLTAGE	V <sub>DD</sub>	3	3.6	V		
INPUT HIGH VOLTAGE: Logic 1; All inputs	V <sub>IH</sub>	2	V <sub>DD</sub> + 0.3	V	31	
INPUT LOW VOLTAGE: Logic 0; All inputs	V <sub>IL</sub>	-0.5	0.8	V	31	
INPUT LEAKAGE CURRENT: Any input 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> + 0.3V (All other pins not under test = 0V)	CAS0#-CAS7#, RAS0#-RAS3#	I <sub>I1</sub>	-6	6	μA	
	OE0#, OE2#, WE0#, WE2#	I <sub>I2</sub>	-12	12	μA	32
	A0-A11	I <sub>I3</sub>	-24	24	μA	32
OUTPUT LEAKAGE CURRENT: DQ is disabled; 0V ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> + 0.3V	DQ0-DQ63, CB0-CB7	I <sub>OZ</sub>	-10	10	μA	32
OUTPUT LEVELS: Output High Voltage (I <sub>OUT</sub> = -2mA) Output Low Voltage (I <sub>OUT</sub> = 2mA)	V <sub>OH</sub>	2.4	–	V		
	V <sub>OL</sub>	–	0.4	V		

**I<sub>DD</sub> OPERATING CONDITIONS AND MAXIMUM LIMITS**

(Notes: 1, 5, 6) (V<sub>DD</sub> = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES
			-5*	-6		
STANDBY CURRENT: TTL (RAS# = CAS# = V <sub>IH</sub> )	I <sub>DD1</sub>	32MB	6	6	mA	
		64MB	12	12	mA	
STANDBY CURRENT: CMOS (RAS# = CAS# = V <sub>DD</sub> - 0.2V)	I <sub>DD2</sub>	32MB	3	3	mA	
		64MB	6	6	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	I <sub>DD3</sub>	32MB	880	820	mA	3, 24
		64MB	886	826	mA	
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS# = V <sub>IL</sub> , CAS#, address cycling: <sup>t</sup> PC = <sup>t</sup> PC [MIN])	I <sub>DD4</sub>	32MB	-	520	mA	3, 24
		64MB	-	526	mA	
OPERATING CURRENT: EDO PAGE MODE ("X" version only) Average power supply current (RAS# = V <sub>IL</sub> , CAS#, address cycling: <sup>t</sup> PC = <sup>t</sup> PC [MIN])	I <sub>DD5</sub>	32MB	820	680	mA	3, 24
		64MB	826	686	mA	
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = V <sub>IH</sub> : <sup>t</sup> RC = <sup>t</sup> RC [MIN])	I <sub>DD6</sub>	32MB	880	820	mA	3, 24
		64MB	886	826	mA	
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	I <sub>DD7</sub>	32MB	880	820	mA	3, 4
		64MB	886	826	mA	

\* EDO version only

**CAPACITANCE**

PARAMETER	SYMBOL	MAX		UNITS	NOTES
		32MB	64MB		
Input Capacitance: A0-A11	C <sub>11</sub>	34	64	pF	2
Input Capacitance: CAS0#-CAS7#	C <sub>13</sub>	17	32	pF	2
Input Capacitance: OE0#, OE2#, WE0#, WE2#	C <sub>14</sub>	24	45	pF	2
Input Capacitance: RAS0#-RAS3#	C <sub>15</sub>	24	24	pF	2
Input/Output Capacitance: DQ0-DQ63, CB0-CB7	C <sub>10</sub>	10	17	pF	2

**FAST PAGE MODE  
AC ELECTRICAL CHARACTERISTICS**

(Notes: 5, 6, 7, 8, 9, 11, 12, 29) ( $V_{DD} = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS - FAST PAGE MODE OPTION		-6			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Access time from column address	$t_{AA}$		30	ns	
Column-address hold time (referenced to RAS#)	$t_{AR}$	45		ns	
Column-address setup time	$t_{ASC}$	0		ns	
Row-address setup time	$t_{ASR}$	0		ns	
Column address to WE# delay time	$t_{AWD}$	55		ns	23
Access time from CAS#	$t_{CAC}$		15	ns	14
Column-address hold time	$t_{CAH}$	10		ns	
CAS# pulse width	$t_{CAS}$	15	10,000	ns	
CAS# hold time (CBR Refresh)	$t_{CHR}$	15		ns	4
CAS# to output in Low-Z	$t_{CLZ}$	3		ns	25
CAS# precharge time	$t_{CP}$	10		ns	15
Access time from CAS# precharge	$t_{CPA}$		35	ns	
CAS# to RAS# precharge time	$t_{CRP}$	5		ns	
CAS# hold time	$t_{CSH}$	60		ns	
CAS# setup time (CBR Refresh)	$t_{CSR}$	5		ns	4
CAS# to WE# delay time	$t_{CWD}$	40		ns	23
WRITE command to CAS# lead time	$t_{CWL}$	15		ns	
Data-in hold time	$t_{DH}$	10		ns	22
Data-in setup time	$t_{DS}$	0		ns	22
Output disable	$t_{OD}$	3	15	ns	
Output enable	$t_{OE}$		15	ns	
OE# hold time from WE# during READ-MODIFY-WRITE cycle	$t_{OEH}$	15		ns	21
Output buffer turn-off delay	$t_{OFF}$	3	15	ns	19, 25, 26
OE# setup prior to RAS# during HIDDEN REFRESH cycle	$t_{ORD}$	0		ns	
FAST-PAGE-MODE READ or WRITE cycle time	$t_{PC}$	35		ns	



## 4, 8 MEG x 72 NONBUFFERED DRAM DIMMs

### FAST PAGE MODE AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 11, 12, 29) ( $V_{DD} = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS - FAST PAGE MODE OPTION		-6		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX		
FAST-PAGE-MODE READ-WRITE cycle time	<sup>1</sup> PRWC	85		ns	
Access time from RAS#	<sup>1</sup> RAC		60	ns	13
RAS# to column-address delay time	<sup>1</sup> RAD	15		ns	17
Row-address hold time	<sup>1</sup> RAH	10		ns	
RAS# pulse width	<sup>1</sup> RAS	60	10,000	ns	
RAS# pulse width (FAST PAGE MODE)	<sup>1</sup> RASP	60	125,000	ns	
Random READ or WRITE cycle time	<sup>1</sup> RC	110		ns	
RAS# to CAS# delay time	<sup>1</sup> RCD	20		ns	16
READ command hold time (referenced to CAS#)	<sup>1</sup> RCH	0		ns	18
READ command setup time	<sup>1</sup> RCS	0		ns	
Refresh period (4,096 cycles)	<sup>1</sup> REF		64	ms	
RAS# precharge time	<sup>1</sup> RP	40		ns	
RAS# to CAS# precharge time	<sup>1</sup> RPC	0		ns	
READ command hold time (referenced to RAS#)	<sup>1</sup> RRH	0		ns	18
RAS# hold time	<sup>1</sup> RSH	15		ns	
READ-WRITE cycle time	<sup>1</sup> RWC	155		ns	
RAS# to WE# delay time	<sup>1</sup> RWD	85		ns	23
WRITE command to RAS# lead time	<sup>1</sup> RWL	15		ns	
Transition time (rise or fall)	<sup>t</sup> T	2	50	ns	
WRITE command hold time	<sup>t</sup> WCH	10		ns	
WRITE command hold time (referenced to RAS#)	<sup>t</sup> WCR	45		ns	
WE# command setup time	<sup>t</sup> WCS	0		ns	23
WRITE command pulse width	<sup>t</sup> WP	10		ns	
WE# hold time (CBR Refresh)	<sup>t</sup> WRH	10		ns	
WE# setup time (CBR Refresh)	<sup>t</sup> WRP	10		ns	

**EDO PAGE MODE  
AC ELECTRICAL CHARACTERISTICS**

(Notes: 5, 6, 7, 8, 9, 10, 11, 12, 29) (V<sub>DD</sub> = +3.3V ±0.3V)

AC CHARACTERISTICS		-5		-6		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX		
Access time from column address	<sup>t</sup> AA		25		30	ns	
Column-address setup to CAS# precharge during WRITES	<sup>t</sup> ACH	12		15		ns	
Column-address hold time (referenced to RAS#)	<sup>t</sup> AR	38		45		ns	
Column-address setup time	<sup>t</sup> ASC	0		0		ns	
Row-address setup time	<sup>t</sup> ASR	0		0		ns	
Column address to WE# delay time	<sup>t</sup> AWD	42		49		ns	23
Access time from CAS#	<sup>t</sup> CAC		13		15	ns	14
Column-address hold time	<sup>t</sup> CAH	8		10		ns	
CAS# pulse width	<sup>t</sup> CAS	8	10,000	10	10,000	ns	
CAS# hold time (CBR Refresh)	<sup>t</sup> CHR	8		10		ns	4
CAS# to output in Low-Z	<sup>t</sup> CLZ	0		0		ns	
Data output hold after CAS# LOW	<sup>t</sup> COH	3		3		ns	
CAS# precharge time	<sup>t</sup> CP	8		10		ns	15
Access time from CAS# precharge	<sup>t</sup> CPA		28		35	ns	
CAS# to RAS# precharge time	<sup>t</sup> CRP	5		5		ns	
CAS# hold time	<sup>t</sup> CSH	38		45		ns	
CAS# setup time (CBR Refresh)	<sup>t</sup> CSR	5		5		ns	4
CAS# to WE# delay time	<sup>t</sup> CWD	28		35		ns	23
WRITE command to CAS# lead time	<sup>t</sup> CWL	8		10		ns	
Data-in hold time	<sup>t</sup> DH	8		10		ns	22
Data-in setup time	<sup>t</sup> DS	0		0		ns	22
Output disable	<sup>t</sup> OD	0	12	0	15	ns	
Output enable	<sup>t</sup> OE		12		15	ns	
OE# hold time from WE# during READ-MODIFY-WRITE cycle	<sup>t</sup> OEH	8		10		ns	
OE# HIGH hold time from CAS# HIGH	<sup>t</sup> OEHC	5		10		ns	
OE# HIGH pulse width	<sup>t</sup> OEP	5		5		ns	
OE# LOW to CAS# HIGH setup time	<sup>t</sup> OES	4		5		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	0	12	0	15	ns	19, 27
OE# setup prior to RAS# during HIDDEN REFRESH cycle	<sup>t</sup> ORD	0		0		ns	19
EDO-PAGE-MODE READ or WRITE cycle time	<sup>t</sup> PC	20		25		ns	
EDO-PAGE-MODE READ-WRITE cycle time	<sup>t</sup> PRWC	47		56		ns	
Access time from RAS#	<sup>t</sup> RAC		50		60	ns	13
RAS# to column-address delay time	<sup>t</sup> RAD	9		12		ns	17
Row-address hold time	<sup>t</sup> RAH	9		10		ns	
RAS# pulse width	<sup>t</sup> RAS	50	10,000	60	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	<sup>t</sup> RASP	50	125,000	60	125,000	ns	
Random READ or WRITE cycle time	<sup>t</sup> RC	84		104		ns	
RAS# to CAS# delay time	<sup>t</sup> RCD	11		14		ns	16
READ command hold time (referenced to CAS#)	<sup>t</sup> RCH	0		0		ns	18
READ command setup time	<sup>t</sup> RCS	0		0		ns	

**EDO PAGE MODE  
AC ELECTRICAL CHARACTERISTICS**

(Notes: 5, 6, 7, 8, 9, 10, 11, 12, 29) ( $V_{DD} = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS PARAMETER	SYMBOL	-5		-6		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Refresh period (4,096 cycles)	$t^{REF}$		64		64	ms	
RAS# precharge time	$t^{RP}$	30		40		ns	
RAS# to CAS# precharge time	$t^{RPC}$	5		5		ns	
READ command hold time (referenced to RAS#)	$t^{RRH}$	0		0		ns	18
RAS# hold time	$t^{RSH}$	13		15		ns	
READ-WRITE cycle time	$t^{RWC}$	116		140		ns	
RAS# to WE# delay time	$t^{RWD}$	67		79		ns	23
WRITE command to RAS# lead time	$t^{RWL}$	13		15		ns	
Transition time (rise or fall)	$t^T$	2	50	2	50	ns	
WRITE command hold time	$t^{WCH}$	8		10		ns	
WRITE command hold time (referenced to RAS#)	$t^{WCR}$	38		45		ns	
WE# command setup time	$t^{WCS}$	0		0		ns	
Output disable delay from WE# (CAS# HIGH)	$t^{WHZ}$		12		15	ns	
WRITE command pulse width	$t^{WP}$	5		5		ns	
WE# pulse width for output disable when CAS# HIGH	$t^{WPZ}$	10		10		ns	
WE# hold time (CBR Refresh)	$t^{WRH}$	8		10		ns	
WE# setup time (CBR Refresh)	$t^{WRP}$	8		10		ns	

**SERIAL PRESENCE-DETECT EEPROM OPERATING CONDITIONS**

(Notes: 1) ( $V_{DD} = +3.3V \pm 0.3V$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE	$V_{DD}$	3	3.6	V	
INPUT HIGH VOLTAGE: Logic 1; All inputs	$V_{IH}$	$V_{DD} \times 0.7$	$V_{DD} + 0.5$	V	
INPUT LOW VOLTAGE: Logic 0; All inputs	$V_{IL}$	-1	$V_{DD} \times 0.3$	V	
OUTPUT LOW VOLTAGE: $I_{OUT} = 3mA$	$V_{OL}$	-	0.4	V	
INPUT LEAKAGE CURRENT: $V_{IN} = GND$ to $V_{DD}$	$I_{LI}$	-	10	$\mu A$	
OUTPUT LEAKAGE CURRENT: $V_{OUT} = GND$ to $V_{DD}$	$I_{LO}$	-	10	$\mu A$	
STANDBY CURRENT: SCL = SDA = $V_{DD} - 0.3V$ ; All other inputs = GND or 3.3V +10%	$I_{SB}$	-	30	$\mu A$	
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	$I_{DD}$	-	2	mA	

**SERIAL PRESENCE-DETECT EEPROM AC ELECTRICAL CHARACTERISTICS**


(Notes: 1) ( $V_{DD} = +3.3V \pm 0.3V$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	$t_{AA}$	0.3	3.5	$\mu s$	
Time the bus must be free before a new transition can start	$t_{BUF}$	4.7		$\mu s$	
Data-out hold time	$t_{DH}$	300		ns	
SDA and SCL fall time	$t_F$		300	ns	
Data-in hold time	$t_{HD:DAT}$	0		$\mu s$	
Start condition hold time	$t_{HD:STA}$	4		$\mu s$	
Clock HIGH period	$t_{HIGH}$	4		$\mu s$	
Noise suppression time constant at SCL, SDA inputs	$t_I$		100	ns	
Clock LOW period	$t_{LOW}$	4.7		$\mu s$	
SDA and SCL rise time	$t_R$		1	$\mu s$	
SCL clock frequency	$f_{SCL}$		100	KHz	
Data-in setup time	$t_{SU:DAT}$	250		ns	
Start condition setup time	$t_{SU:STA}$	4.7		$\mu s$	
Stop condition setup time	$t_{SU:STO}$	4.7		$\mu s$	
WRITE cycle time	$t_{WR}$		10	ms	28

**NOTES**

1. All voltages referenced to V<sub>SS</sub>.
2. This parameter is sampled. V<sub>DD</sub> = +3.3V; f = 1 MHz.
3. I<sub>DD</sub> is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
6. An initial pause of 100μs is required after power-up, followed by eight RAS# REFRESH cycles (RAS#-ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
7. AC characteristics assume t<sub>T</sub> = 2ns.
8. V<sub>IH</sub> (MIN) and V<sub>IL</sub> (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>).
9. In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
10. If CAS# and RAS# = V<sub>IH</sub>, data output is High-Z.
11. If CAS# = V<sub>IL</sub>, data output may contain data from the last valid READ cycle.
12. Measured with a load equivalent to two TTL gates and 100pF and V<sub>OL</sub> = 0.8V and V<sub>OH</sub> = 2V.
13. Requires that tAA and tCAC are not violated.
14. Requires that tAA and tRAC are not violated.
15. If CAS# is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS# must be pulsed HIGH for tCP.
16. The tRCD (MAX) limit is no longer specified. tRCD (MAX) was specified as a reference point only. If tRCD was greater than the specified tRCD (MAX) limit, then access time was controlled exclusively by tCAC (tRAC [MIN] no longer applied). With or without the tRCD (MAX) limit, tAA and tCAC must always be met.
17. The tRAD (MAX) limit is no longer specified. tRAD (MAX) was specified as a reference point only. If tRAD was greater than the specified tRAD (MAX) limit, then access time was controlled exclusively by tAA (tRAC and tCAC no longer applied). With or without the tRAD (MAX) limit, tAA, tRAC and tCAC must always be met.
18. Either tRCH or tRRH must be satisfied for a READ cycle.
19. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# = LOW and OE# = HIGH.
21. The maximum current ratings are based with the memory operating or being refreshed in the x72 mode. The stated maximums may be reduced by approximately one-half when used in the x36 mode.
22. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters. tWCS applies to EARLY WRITE cycles. If tWCS > tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. tRWD, tAWD and tCWD define READ-MODIFY-WRITE cycles. Meeting these limits allows for reading and disabling output data and then applying input data. OE# held HIGH and WE# taken LOW after CAS# goes LOW result in a LATE WRITE (OE#-controlled) cycle. tWCS, tRWD, tCWD and tAWD are not applicable in a LATE WRITE cycle.
24. Column address changed once each cycle.
25. The 3ns minimum parameter guaranteed by design.
26. Measured with the specified current load and 100pF.
27. tOFF on an EDO module is determined by the latter of the RAS# and CAS# signals to transition HIGH.
28. The SPD EEPROM WRITE cycle time (tWR) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.
29. If OE# is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
30. All other inputs at 0.2V or V<sub>DD</sub> - 0.2V.
31. V<sub>IH</sub> overshoot: V<sub>IH</sub> (MAX) = V<sub>DD</sub> + 2V for a pulse width ≤ 10ns, and the pulse width cannot be greater than one third of the cycle rate. V<sub>IL</sub> undershoot: V<sub>IL</sub> (MIN) = -2V for a pulse width ≤ 10ns, and the pulse width cannot be greater than one third of the cycle rate.
32. 32MB module values will be half of those shown.

**READ CYCLE**



▨ DON'T CARE  
▩ UNDEFINED

**FAST PAGE MODE AND EDO PAGE MODE  
TIMING PARAMETERS**


SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
$t_{AA}$		25		30	ns
$t_{ACH}$ (EDO)	12		15		ns
$t_{AR}$	38		45		ns
$t_{ASC}$	0		0		ns
$t_{ASR}$	0		0		ns
$t_{CAC}$		13		15	ns
$t_{CAH}$	8		10		ns
$t_{CAS}$ (EDO)	8	10,000	10	10,000	ns
$t_{CAS}$ (FPM)	-	-	15	10,000	ns
$t_{CLZ}$ (EDO)	0		0		ns
$t_{CLZ}$ (FPM)	-		3		ns
$t_{CRP}$	5		5		ns
$t_{CSH}$ (EDO)	38		45		ns
$t_{CSH}$ (FPM)	-		60		ns
$t_{OD}$ (EDO)	0	12	0	15	ns
$t_{OD}$ (FPM)	-	-	3	15	ns
$t_{OE}$		12		15	ns

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
$t_{OFF}$ (EDO)	0	12	0	15	ns
$t_{OFF}$ (FPM)	-	-	3	15	ns
$t_{RAC}$		50		60	ns
$t_{RAD}$ (EDO)	9		12		ns
$t_{RAD}$ (FPM)	-		15		ns
$t_{RAH}$	9		10		ns
$t_{RAS}$	50	10,000	60	10,000	ns
$t_{RC}$ (EDO)	84		104		ns
$t_{RC}$ (FPM)	-		110		ns
$t_{RCD}$ (EDO)	11		14		ns
$t_{RCD}$ (FPM)	-		20		ns
$t_{RCH}$	0		0		ns
$t_{RCS}$	0		0		ns
$t_{RP}$	30		40		ns
$t_{RRH}$	0		0		ns
$t_{RSH}$	13		15		ns

\*EDO version only

**NOTE:** 1. For EDO,  $t_{OFF}$  is referenced from rising edge of RAS# or CAS#, whichever occurs last. For FPM,  $t_{OFF}$  is referenced from rising edge of RAS# or CAS#, whichever occurs first.

**EARLY WRITE CYCLE**



▨ DON'T CARE  
▩ UNDEFINED


**FAST PAGE MODE AND EDO PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>ACH</sub> (EDO)	12		15		ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub> (FPM)	-	-	15	10,000	ns
t <sub>CAS</sub> (EDO)	8	10,000	10	10,000	ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub> (FPM)	-	-	60		ns
t <sub>CSH</sub> (EDO)	38		45		ns
t <sub>CWL</sub> (FPM)	-	-	15		ns
t <sub>CWL</sub> (EDO)	8		10		ns
t <sub>DH</sub>	8		10		ns
t <sub>DS</sub>	0		0		ns
t <sub>RAD</sub> (FPM)	-	-	15		ns

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>RAD</sub> (EDO)	9		12		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RAS</sub>	50	10,000	60	10,000	ns
t <sub>RC</sub> (FPM)	-	-	110		ns
t <sub>RC</sub> (EDO)	84		104		ns
t <sub>RCD</sub> (FPM)	-	-	20		ns
t <sub>RCD</sub> (EDO)	11		14		ns
t <sub>RP</sub>	30		40		ns
t <sub>RSH</sub>	13		15		ns
t <sub>RWL</sub>	13		15		ns
t <sub>WCH</sub>	8		10		ns
t <sub>WCR</sub>	38		45		ns
t <sub>WCS</sub>	0		0		ns
t <sub>WP</sub> (FPM)	-	-	10		ns
t <sub>WP</sub> (EDO)	5		5		ns

\*EDO version only

**FAST-PAGE-MODE READ CYCLE**




**FAST PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-6		UNITS
	MIN	MAX	
tAA		30	ns
tAR	45		ns
tASC	0		ns
tASR	0		ns
tCAC		15	ns
tCAH	10		ns
tCAS	15	10,000	ns
tCLZ	3		ns
tCP	10		ns
tCPA		35	ns
tCRP	5		ns
tCSH	60		ns
tOD	3	15	ns

SYMBOL	-6		UNITS
	MIN	MAX	
tOE		15	ns
tOFF	3	15	ns
tPC	35		ns
tRAC		60	ns
tRAD	15		ns
tRAH	10		ns
tRASP	60	125,000	ns
tRCD	20		ns
tRCH	0		ns
tRCS	0		ns
tRP	40		ns
tRRH	0		ns
tRSH	15		ns

**EDO-PAGE-MODE READ CYCLE**



DON'T CARE  
 UNDEFINED


**EDO PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
tAA		25		30	ns
tACH	12		15		ns
tAR	38		45		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		13		15	ns
tCAH	8		10		ns
tCAS	8	10,000	10	10,000	ns
tCLZ	0		0		ns
tCOH	3		3		ns
tCP	8		10		ns
tCPA		28		35	ns
tCRP	5		5		ns
tCSH	38		45		ns
tOD	0	12	0	15	ns
tOE		12		15	ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
tOEHC	5		10		ns
tOEP	5		5		ns
tOES	4		5		ns
tOFF	0	12	0	15	ns
tPC	20		25		ns
tRAC		50		60	ns
tRAD	9		12		ns
tRAH	9		10		ns
tRASP	50	125,000	60	125,000	ns
tRCD	11		14		ns
tRCH	0		0		ns
tRCS	0		0		ns
tRP	30		40		ns
tRRH	0		0		ns
tRSH	13		15		ns



**READ-WRITE CYCLE**  
(LATE WRITE and READ-MODIFY-WRITE cycles)



▨ DON'T CARE  
▩ UNDEFINED

**FAST PAGE MODE AND EDO PAGE MODE  
TIMING PARAMETERS**


SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
tAA		25		30	ns
tACH (EDO)	12		15		ns
tAR	38		45		ns
tASC	0		0		ns
tASR	0		0		ns
tAWD (EDO)	42		49		ns
tAWD (FPM)	-		55		ns
tCAC		13		15	ns
tCAH	8		10		ns
tCAS (EDO)	8	10,000	10	10,000	ns
tCAS (FPM)	-	-	15	10,000	ns
tCLZ (EDO)	0		0		ns
tCLZ (FPM)	-		3		ns
tCRP	5		5		ns
tCSH (EDO)	38		45		ns
tCSH (FPM)	-		60		ns
tCWD (EDO)	28		35		ns
tCWD (FPM)	-		40		ns
tCWL (EDO)	8		10		ns
tCWL (FPM)	-		15		ns
tDH	8		10		ns
tDS	0		0		ns

\* EDO version only

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
tOD (EDO)	0	12	0	15	ns
tOD (FPM)	-	-	3	15	ns
tOE		12		15	ns
tOEH (EDO)	8		10		ns
tOEH (FPM)	-		15		ns
tRAC		50		60	ns
tRAD (EDO)	9		12		ns
tRAD (FPM)	-		15		ns
tRAH	9		10		ns
tRAS	50	10,000	60	10,000	ns
tRCD (EDO)	11		14		ns
tRCD (FPM)	-		20		ns
tRCS	0		0		ns
tRP	30		40		ns
tRSH	13		15		ns
tRWC (EDO)	116		140		ns
tRWC (FPM)	-		155		ns
tRWD (EDO)	67		79		ns
tRWD (FPM)	-		85		ns
tRWL	13		15		ns
tWP (EDO)	5		5		ns
tWP (FPM)	-		10		ns



**EDO-PAGE-MODE READ EARLY WRITE CYCLE  
(Pseudo READ-MODIFY-WRITE)**




**EDO PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>ACH</sub>	12		15		ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub>	8	10,000	10	10,000	ns
t <sub>COH</sub>	3		3		ns
t <sub>CP</sub>	8		10		ns
t <sub>CPA</sub>		28		35	ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub>	38		45		ns
t <sub>DH</sub>	8		10		ns
t <sub>DS</sub>	0		0		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>OE</sub>		12		15	ns
t <sub>PC</sub>	20		25		ns
t <sub>RAC</sub>		50		60	ns
t <sub>RAD</sub>	9		12		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RASP</sub>	50	125,000	60	125,000	ns
t <sub>RCD</sub>	11		14		ns
t <sub>RCH</sub>	0		0		ns
t <sub>RCS</sub>	0		0		ns
t <sub>RP</sub>	30		40		ns
t <sub>RSH</sub>	13		15		ns
t <sub>WCH</sub>	8		10		ns
t <sub>WCS</sub>	0		0		ns
t <sub>WHZ</sub>		12		15	ns

**FAST-PAGE-MODE READ EARLY WRITE CYCLE  
(Pseudo READ-MODIFY-WRITE)**




**FAST PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-6		UNITS
	MIN	MAX	
tAA		30	ns
tAR	45		ns
tASC	0		ns
tASR	0		ns
tCAC		15	ns
tCAH	10		ns
tCAS	15	10,000	ns
tCLZ	3		ns
tCP	10		ns
tCRP	5		ns
tCSH	60		ns
tCWL	15		ns
tDH	10		ns
tDS	0		ns

SYMBOL	-6		UNITS
	MIN	MAX	
tOFF	3	15	ns
tPC	35		ns
tRAC		60	ns
tRAD	15		ns
tRAH	10		ns
tRASP	60	125,000	ns
tRCD	20		ns
tRCS	0		ns
tRP	40		ns
tRSH	15		ns
tRWL	15		ns
tWCH	10		ns
tWCS	0		ns
tWP	10		ns

**NOTE:** 1. Do not drive data prior to tristate.

**EDO READ CYCLE**  
(with WE#-controlled disable)




**EDO PAGE MODE  
TIMING PARAMETERS**


SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
$t_{AA}$		25		30	ns
$t_{AR}$	38		45		ns
$t_{ASC}$	0		0		ns
$t_{ASR}$	0		0		ns
$t_{CAC}$		13		15	ns
$t_{CAH}$	8		10		ns
$t_{CAS}$	8	10,000	10	10,000	ns
$t_{CLZ}$	0		0		ns
$t_{CP}$	8		10		ns
$t_{CRP}$	5		5		ns
$t_{CSH}$	38		45		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
$t_{OD}$	0	12	0	15	ns
$t_{OE}$		12		15	ns
$t_{RAC}$		50		60	ns
$t_{RAD}$	9		12		ns
$t_{RAH}$	9		10		ns
$t_{RCD}$	11		14		ns
$t_{RCH}$	0		0		ns
$t_{RCS}$	0		0		ns
$t_{WHZ}$		12		15	ns
$t_{WPZ}$	10		10		ns

**RAS#-ONLY REFRESH CYCLE**



**CBR REFRESH CYCLE  
(Addresses, OE# = DON'T CARE)**



DON'T CARE  
 UNDEFINED


**FAST PAGE MODE AND EDO PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>ASR</sub>	0		0		ns
t <sub>CHR</sub> (FPM)	-		15		ns
t <sub>CHR</sub> (EDO)	8		10		ns
t <sub>CP</sub>	8		10		ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSR</sub>	5		5		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RAS</sub>	50	10,000	60	10,000	ns

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>RC</sub> (FPM)	-		110		ns
t <sub>RC</sub> (EDO)	84		104		ns
t <sub>RP</sub>	30		40		ns
t <sub>RPC</sub> (FPM)	-		0		ns
t <sub>RPC</sub> (EDO)	5		5		ns
t <sub>WRH</sub>	8		10		ns
t <sub>WRP</sub>	8		10		ns

\*EDO version only

**HIDDEN REFRESH CYCLE<sup>20</sup>**  
(WE# = HIGH; OE# = LOW)




**FAST PAGE MODE AND EDO PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
tAA		25		30	ns
tAR	38		45		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		13		15	ns
tCAH	8		10		ns
tCHR (EDO)	8		10		ns
tCHR (FPM)	-		15		ns
tCLZ (FPM)	-		3		ns
tCLZ (EDO)	0		0		ns
tCRP	5		5		ns
tOD (FPM)	-	-	3	15	ns
tOD (EDO)	0	12	0	15	ns
tOE		12		15	ns

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
tOFF (FPM)	-	-	3	15	ns
tOFF (EDO)	0	12	0	15	ns
tORD	0		0		ns
tRAC		50		60	ns
tRAD (FPM)	-		15		ns
tRAD (EDO)	9		12		ns
tRAH	9		10		ns
tRAS	50	10,000	60	10,000	ns
tRC (FPM)	-		110		ns
tRC (EDO)	84		104		ns
tRCD (FPM)	-		20		ns
tRCD (EDO)	11		14		ns
tRP	30		40		ns
tRSH	13		15		ns

\*EDO version only

**SPD EEPROM**



**SERIAL PRESENCE-DETECT EEPROM  
TIMING PARAMETERS**

SYMBOL	MIN	MAX	UNITS
$t_{AA}$	0.3	3.5	$\mu$ s
$t_{BUF}$	4.7		$\mu$ s
$t_{DH}$	300		ns
$t_F$		300	ns
$t_{HD:DAT}$	0		$\mu$ s
$t_{HD:STA}$	4		$\mu$ s

SYMBOL	MIN	MAX	UNITS
$t_{HIGH}$	4		$\mu$ s
$t_{LOW}$	4.7		$\mu$ s
$t_R$		1	$\mu$ s
$t_{SU:DAT}$	250		ns
$t_{SU:STA}$	4.7		$\mu$ s
$t_{SU:STO}$	4.7		$\mu$ s

