


29C13 AND 29C14 CHMOS COMBINED SINGLE-CHIP PCM CODEC AND FILTER


- 29C14 Asynchronous Clocks, 8th Bit Signaling, Loop Back Test Capability
- 29C13 Synchronous Clocks Only, 300 Mil Package
- Low-Power Pin Compatible Version of Intel's 2913 and 2914
- 28-Pin Plastic Leaded Chip Carrier (PLCC) for Higher Integration

- AT&T D3/D4 and CCITT Compatible
- 3 Low-Power Modes
 - 3.5 mW Typical Power Down
 - 3.5 mW Typical Standby
 - 64 mW Typical Operating
- Direct Interface with Transformer or Electronic Hybrids
- **TTL and CMOS Compatible**

Intel's 29C13 and 29C14 are CHMOS versions of Intel's HMOS 2913 and 2914 family members. CHMOS is a technology built on HMOS-II, thus realizing the high performance and density obtained in that process while achieving the low power consumption typical of CMOS circuits.

The 29C13 and 29C14 retain all the features of the 2913 and 2914: push/pull power amplifiers, μ /A law pin select, on-chip auto zero, sample and hold and precision voltage references, power up clear and tri-state on clock interrupt, two timing modes and two power down modes.





270154-3

Figure 1. Pin Configurations

October 1987 Order Number: 270154-002






Figure 2. Block Diagram

Table 1. Pin Names

Name	Description	Name	Description
V _{BB}	Power (-5V)	GS _X	Transmit Gain Control
PWRO+, PWRO-	Power Amplifier Outputs	VF _X I-, VF _X I+	Analog Inputs
GS _R	Receive Gain Control	GRDA	Analog Ground
PDN	Power Down Select	NC	No Connect
CLKSEL	Master Clock Frequency Select	SIG _X	Transmit Signaling Input
LOOP	Analog Loop Back	ASEL	μ- or A-law Select
SIGR	Receive Signaling Bit Output	TS _X	Timeslot Strobe/Buffer Enable
DCLKR	Receive Variable Data Clock	DCLK _X	Transmit Variable Data Clock
D _R	Receive PCM Input	D _X	Transmit PCM Output
FS _R	Receive Frame Synchronization Clock	FS _X	Transmit Frame Synchronization Clock
GRDD	Digital Ground	CLKX	Transmit Master Clock
Vcc	Power (+5V)	CLK _R	Receive Master Clock (29C14 only, internally connected to CLK _X on 29C13)



Table 2. Pin Description

Symbol	Function
V _{BB}	Most negative supply; input voltage is -5 volts $\pm 5\%$.
PWRO+	Non-inverting output of power amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.
PWRO-	Inverting output of power amplifier. Functionally identical and complementary to PWRO+.
GS _R	Input to the gain setting network on the output power amplifier. Transmission level can be adjusted over a 12 dB range depending on the voltage at GS _R .
PDN	Power down select. When PDN is TTL high, the device is active. When low, the device is powered down.
CLKSEL	Input which must be pinstrapped to reflect the master clock frequency at CLKX, CLKR.
	CLKSEL = V _{BB}
	CLKSEL = GRDD
	CLKSEL = V _{CC}
LOOP	Analog loopback. When this pin is TTL high, the analog output (PWRO+) is internally connected to the analog input (VF _X I+), GS _R is internally connected to PWRO-, and VF _X I- is internally connected to GS _X . A 0 dBm0 digital signal input at D _R is returned as a \pm 3 dBm0 digital signal output at D _X .
SIGR	Signaling bit output, receive channel. In fixed data rate mode, SIG _R outputs the logical state of the eighth bit of the PCM word in the most recent signaling frame.
DCLK _R	Selects the fixed or variable data rate mode. When DCLK $_{\rm R}$ is connected to V $_{\rm BB}$, the fixed data rate mode is selected. When DCLK $_{\rm R}$ is not connected to V $_{\rm BB}$, the device operates in the variable data rate mode. In this mode DCLK $_{\rm R}$ becomes the receive data clock which operates at TTL levels from 64 Kb to 2.048 Mb data rates.
D _R	Receive PCM input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock; CLK _R in the fixed data rate mode and DCLK _R in variable data rate mode.
FSR	8 KHz frame synchronization clock input/timeslot enable, receive channel. A multi-function input which in fixed data rate mode distinguishes between signaling and non-signaling frames by means of a double or single wide pulse respectively. In variable data rate mode this signal must remain high for the entire length of the timeslot. The receive channel enters the standby state whenever FS _R is TTL low for 600 microseconds.
GRDD	Digital ground for all internal logic circuits. Not internally tied to GRDA.
CLKR	Receive master and data clock for the fixed data rate mode; receive master clock only in variable data rate mode.
CLK _X	Transmit master and data clock for the fixed data rate mode; transmit master clock only in variable data rate mode.
FS _X	8 KHz frame synchronization clock input/timeslot enable, transmit channel. Operates independently but in an analogous manner to FS _R .
	The transmit channel enters the standby state whenever FS _X is TTL low for 600 microseconds.
D _X	Transmit PCM output. PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock: CLK _X in fixed data rate mode and DCLK _X in variable data rate mode.
TS _X /DCLK _X	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel. In fixed data rate mode, this pin is an open drain output designed to be used as an enable signal for a three-state buffer. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64 Kb to 2.048 Mb data rates.
SIG _X /ASEL	A dual purpose pin. When connected to V_{BB} , A-law operation is selected. When it is not connected to V_{BB} this pin is a TTL level input for signaling operation. This input is transmitted as the eighth bit of the PCM word during signaling frames on the D_X lead. If not used as an input pin, ASEL should be strapped to either V_{CC} or GRDD.
NC	No Connect
GRDA	Analog ground return for all internal voice circuits. Not internally connected to GRDD.
VF _X I+	Non-inverting analog input to uncommitted transmit operational amplifier.
VF _X I -	Inverting analog input to uncommitted transmit operational amplifier.
GS _X	Output terminal of transmit input channel op amp. Internally, this is the voice signal input to the transmit filter.
V _{CC}	Most positive supply; input voltage is ± 5 volts $\pm 5\%$.



FUNCTIONAL DESCRIPTION

The 29C13 and 29C14 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line or trunk.

The following major functions are provided:

- Bandpass filtering of the analog signals prior to encoding and after decoding
- Encoding and decoding of voice and call progress information
- Encoding and decoding of the signaling and supervision information

SWITCHING




Figure 3a. Typical Line Terminations

CHANNEL BANKS




Figure 3b. Typical Line Terminations

6-70



GENERAL OPERATION

System Reliability Features

The combochip can be powered up by pulsing FS $_{\rm X}$ and/or FS $_{\rm R}$ while a TTL high voltage is applied to PDN, provided that all clocks and supplies are connected. The 29C13 and 29C14 have internal resets on power up (or when V $_{\rm BB}$ or V $_{\rm CC}$ are re-applied) in order to ensure validity of the digital outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs D_X and \overline{TS}_X are held in a high impedance state for approximately four frames (500 μ s) after power up or application of V_{BB} or V_{CC} . After this delay, D_X , \overline{TS}_X , and signaling will be functional and will occur in the proper time-slot. The analog circuits on the transmit side require approximately 60 milliseconds to reach their equilibrium value due to the autozero circuit settling time. Thus, valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

On the receive channel, the digital output SIG_R is also held low for a maximum of four frames after power up or application of V_{BB} or V_{CC} . SIG_R will remain low thereafter until it is updated by a signaling frame.

To further enhance system reliability, \overline{TS}_X and D_X will be placed in a high impedance state approximately 30 μs after an interruption of CLK $_X$. Similarly, SIG $_R$ will be held low approximately 30 μs after an interruption of CLK $_R$. These interruptions could possibly occur with some kind of fault condition.

Power Down and Standby Modes

To minimize power consumption, two power down modes are provided in which most 29C13/C14 functions are disabled. Only the power down, clock, and frame sync buffers, which are required to power up the device, are enabled in these modes. As shown in Table 3, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the PDN pin. In this mode, power consumption is reduced to the value shown in Table 3. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the PDN pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing FS_X and/or FS_R. With both channels in the standby state, power consumption is reduced to the value shown in Table 3. If transmit only operation is desired, FS_X should be applied to the device while FS_R is held low. Similarly, if receive only operation is desired, FS_R should be applied while FS_X is held low.

Fixed Data Rate Mode

Fixed data rate timing, which is 2910A and 2911A compatible, is selected by connecting DCLKR to $V_{BB}.$ It employs master clocks CLK_{χ} and $CLK_{R},$ frame synchronization clocks FS_{χ} and $FS_{R},$ and output $\overline{TS}_{\chi}.$

Table 3. Power-Down Methods

Device Status	Power-Down Method	Typical Power Consumption	Digital Output Status
Power Down Mode	PDN = TTL low	3.5 mW	$\overline{\text{TS}}_{X}$ and D_{X} are placed in a high impedance state and SIG_{R} is placed in a TTL low state within 10 μ s.
Standby Mode	FS _X and FS _R are TTL low	3.5 mW	$\overline{\text{TS}}_X$ and D_X are placed in a high impedance state and SIG_R is placed in a TTL low state 600 microseconds after FS_X and FS_R are removed.
Only transmit is on Standby	FS _X is TTL low	35 mW	\overline{TS}_X and D_X are placed in a high impedance state within 300 milliseconds.
Only receive is on Standby	FS _R is TTL low	35 mW	SIG _R is placed in a TTL low state within 600 microseconds.



 ${\sf CLK}_X$ and ${\sf CLK}_R$ serve both as master clocks to operate the codec and filter sections and bit clocks to clock the data in and out from the PCM highway. ${\sf FS}_X$ and ${\sf FS}_R$ are 8 KHz inputs which set the sampling frequency and distinguish between signaling and non-signaling frames by their pulse width. A frame synchronization pulse which is one master clock wide designates a non-signaling frame, while a double wide sync pulse enables the signaling function. ${\sf TS}_X$ is a timeslot strobe/buffer enable output which gates the PCM word onto the PCM highway when an external buffer is used to drive the line.

Data is transmitted on the highway at D_X on the first eight positive transitions of CLK_X following the rising edge of FS_X . Similarly, on the receive side, data is received on the first eight falling edges of CLK_R . The frequency of CLK_X and CLK_R is selected by the CLKSEL pin to be either 1.536, 1.544, or 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode.

Variable Data Rate Mode

Variable data rate timing is selected by connecting DCLK_R to the bit clock for the receive PCM highway rather than to V_{BB}. It employs master clocks CLK_X and CLK_R, bit clocks DCLK_R and DCLK_X, and frame synchronization clocks FS_R and FS_X.

Variable data rate timing allows for a flexible data frequency. It provides the ability to vary the frequency of the bit clocks, which can be asynchronous in the case of the 29C13, from 64 KHz to 2.048 MHz. Master clocks inputs are still restricted to 1.536, 1.544, or 2.048 MHz.

In this mode, DCLK_R and DCLK_X become the data clocks for the receive and transmit PCM highways. While FS_X is high, PCM data from D_X is transmitted onto the highway on the next eight consecutive positive transitions of DCLK_X. Similarly, while FS_R is high, each PCM bit from the highway is received by D_R on the next eight consecutive negative transitions of DCLK_R.

On the transmit side, the PCM word will be repeated in all remaining timeslots in the 125 μs frame as long as DCLK χ is pulsed and FS χ is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode. Conversely, signaling is only allowed in the fixed data rate mode since the variable mode provides no means with which to specify a signaling frame.

Signaling

Signaling can only be performed with the 24-pin device in the fixed data rate timing mode (DCLKR = V_{BB}). Signaling frames on the transmit and receive sides are independent of one another and are selected by a double-width frame sync pulse on the appropriate channel. During a transmit signaling frame, the codec will encode the incoming analog signal and substitute the signal present on SIG_X for the least significant bit of the encoded PCM word. Similarly, in a receive signaling frame, the codec will decode the seven most significant bits according to CCITT recommendation G.733 and output the logical state of the LSB on the SIG_R lead until it is updated in the next signaling frame. Timing relationships for signaling operation are shown in Figure 4.




Figure 4. Signaling Timing (Used Only with Fixed Data Rate Mode)



Asynchronous Operation

The 29C14 can be operated with asynchronous clocks in either the fixed or variable data rate modes. In order to avoid crosstalk problems associated with special interrupt circuitry, the design of the Intel 29C13/C14 combochip includes separate digital-to-analog converters and voltage references on the transmit and receive sides to allow independent operation of the two channels.

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame. CLK_X and DCLK_X are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (refer to Variable Data Rate Timing Diagrams). This approach requires the provision of two separate master clocks, even in variable data rate mode, but avoids the use of a synchronizer which can cause intermittent data conversion errors.

Analog Loopback

A distinctive feature of the 29C14 is its analog loop-back capability. This feature allows the user to send a control signal which internally connects the analog input and output ports. As shown in Figure 5, when LOOP is TTL high the analog output (PWRO+) is internally connected to the analog input (VFxl+), GSR is internally connected to PWRO-, and VFxl- is internally connected to GSx.

With this feature, the user can test the line circuit remotely by comparing the digital codes sent into the receive channel (D_R) with those generated on the transmit channel (D_X). Due to the difference in transmission levels between the transmit and re-

ceive sides, a 0 dBm0 code sent into D_R will emerge from D_X as a +3 dBm0 code, an implicit gain of 3 dB. Thus, the maximum signal input level which can be tested using analog loopback is 0 dBm0.

Precision Voltage References

No external components are required with the combochip to provide the voltage reference function. Voltage references are generated on-chip and are calibrated during the manufacturing process. These references determine the gain and dynamic range characteristics of the device.

Separate references are supplied to the transmit and receive sections and each is trimmed independently during the manufacturing process. The reference value is then further trimmed in the gain setting op-amps to a final precision value. With this method the combochip can achieve the extremely accurate Digital Milliwatt Responses specified in the transmission parameters, providing the user a significant margin for error in other board components.

Conversion Laws

The 29C13 and 29C14 are designed to operate in both μ -law and A-law systems. The user can select either conversion law according to the voltage present on the SIG_X/ASEL pin. In each case the coder and decoder process a companded 8-bit PCM word following CCITT recommendation G.711 for μ -law and A-law conversion. If A-law operation is desired, SIG_X should be tied to V_{BB}. Thus, signaling is not allowed during A-law operation. If μ = 255-law operation is selected, then SIG_X is a TTL level input which modifies the LSB of the PCM output in signaling frames.




Figure 5. Simplified Block Diagram of 29C14 Combochip in the Analog Loopback Configuration



TRANSMIT OPERATION

Transmit Filter

The input section provides gain adjustment in the passband by means of an on-chip uncommitted operational amplifier. This operational amplifier has a common mode range of ± 2.17 volts, a DC offset of 25 mV, and a typical voltage gain of 10,000. Gain of up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output (GS $_X$) must be greater than 10 kilohms in parallel with less than 50 pF. A DC path must be provided at VF $_X$ I +. The input op amp can also be used in the inverting mode or differential amplifier mode (see Figure 6).

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.714. The 29C13 and 29C14 specifications meet or exceed digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 8.




Figure 6. Transmit Filter Gain Adjustment

A high pass section configuration was chosen to reject low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

Encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to the encoder. This autozero circuit uses the sign bit averaging technique; the sign bit from the encoder output is long term averaged and subtracted from the input to the encoder. In this way, all DC offset is removed from the encoder input wayeform.

RECEIVE OPERATION

Decoding

The PCM word at the D_R lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

Receive Filter

The receive filter provides passband flatness and stopband rejection which fulfills both the AT&T D3/D4 specification and CCITT recommendation G.714. The filter contains the required compensation for the (sin x)/x response of such decoders. The receive filter characteristics and specifications are shown in Figure 9.

Symbol	Parameter	Value	Units	Test Conditions
0TLP1 _X	Zero Transmission Level Point	+ 2.76	dBm	Referenced to 600Ω
	Transmit Channel (0 dBm0) μ-law	+ 1.00	dBm	Referenced to 900Ω
0TLP2 _X	Zero Transmission Level Point	+ 2.79	dBm	Referenced to 600Ω
	Transmit Channel (0 dBm0) A-law	+ 1.03	dBm	Referenced to 900Ω
0TLP1 _R	Zero Transmission Level Point	+ 5.76	dBm	Referenced to 600Ω
	Receive Channel (0 dBm0) μ-law	+ 4.00	dBm	Referenced to 900Ω
0TLP2 _R	Zero Transmission Level Point	+ 5.79	dBm	Referenced to 600Ω
	Receive Channel (0 dBm0) A-law	+ 4.03	dBm	Referenced to 900Ω

Table 4. Zero Transmission Level Points

Receive Output Power Amplifiers

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended (referenced to GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as 300 ohms single ended or 600 ohms differentially.

The receive channel transmission level may be adjusted between specified limits by manipulation of the GS_R input. GS_R is internally connected to an analog gain setting network. When GS_R is strapped to PWRO—, the receive level is unattenuated; when it is tied to PWRO+, the level is attenuated by 12 dB. The output transmission level interpolates between 0 and -12 dB as GS_R is interpolated (with a potentiometer) between PWRO+ and PWRO—. The use of the output gain set is illustrated in Figure 7.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions, that is, when the digital input at D_{R} is the eightcode sequence specified in CCITT recommendation G.711.

OUTPUT GAIN SET: DESIGN CONSIDERATIONS

(Refer to Figure 7.)

PWRO+ and PWRO- are low impedance complementary outputs. The voltages at the nodes are:

V_O+ at PWRO+ V_O- at PWRO-

 $V_O = (V_O +) - (V_O -)$ (total differential response)

R₁ and R₂ are a gain setting resistor network with the center tap connected to the GS_R input.

A value greater than 10K ohms for $R_1 + R_2$ and less than 100K ohms for R_1 in parallel with R_2 is recommended because:

- (a) The parallel combination of R₁ + R₂ and R_L sets the total loading.
- (b) The total capacitance at the GS_R input and the parallel combination of R₁ and R₂ define a time constant which has to be minimized to avoid inaccuracies.




Figure 7. Gain Setting Configuration

6-75

A is the gain of the power amplifiers,

where
$$A = \frac{1 + (R_1/R_2)}{4 + (R_1/R_2)}$$

For design purposes, a useful form is R_1/R_2 as a function of A.

$$R_1/R_2 = \frac{4A-1}{1-A}$$

(Allowable values for A are those which make R_1/R_2 positive.)

ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias 10°C to +80°C
Storage Temperature65°C to +150°C
V_{CC} and GRDD with Respect to V_{BB} . $-0.3V$ to $15V$
All input and Output Voltages with Respect to V _{BB} 0.3V to 15V
All Input and Output Voltages with Respect to V_{CC} 15V to +0.3V
Power Dissipation1.35W

Examples are:

If A = 1 (maximum output), then

 $R_1/R_2 = \infty$ or $V(GS_R) = V_O - ;$ i.e., GS_R is tied to PWRO -

If $A = \frac{1}{2}$, then

$$R_1/R_2 = 2$$

If $A = \frac{1}{4}$, (minimum output) then

 $R_1/R_2 = 0$ or $V(GS_R) = V_O +$; i.e., GS_R is tied to PWRO +

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

D.C. CHARACTERISTICS

($T_A = 0^{\circ}$ C to 70°C, $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, GRDA = 0V, GRDD = 0V, unless otherwise specified.) Typical values are for $T_A = 25^{\circ}$ C and nominal power supply values.

DIGITAL INTERFACE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
I _{IL}	Low Level Input Current			10	μΑ	GRDD $\leq V_{IN} \leq V_{IL}$ (Note 1)
I _{IH}	High Level Input Current			10	μΑ	$V_{IH} \le V_{IN} \le V_{CC}$
V _{IL}	Input Low Voltage, except CLKSEL	-0.3		0.8	٧	(Note 2)
V _{IH}	Input High Voltage, except CLKSEL	2.0			٧	
V _{OL}	Output Low Voltage			0.4	٧	$I_{OL} = 3.2 \text{ mA at D}_X$, \overline{TS}_X and SIG_R
Voн	Output High Voltage	2.4			٧	$I_{OH} = 80 \mu\text{A} \text{ at D}_{X}, \text{SIG}_{R}$
V _{ILO}	Input Low Voltage, CLKSEL(2)	V _{BB}		V _{BB} + 0.5	v	
V _{IIO}	Input Intermediate Voltage, CLKSEL	GRDD -0.5		0.5	V	
V _{IHO}	Input High Voltage, CLKSEL	V _{CC} -0.5		V _{CC}	V	
C _{OX}	Digital Output Capacitance(3)		5		pF	
C _{IN}	Digital Input Capacitance		5	10	pF	



POWER DISSIPATION

All measurements made at f_{DCLK} = 2.048 MHz, outputs unloaded.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Icci	V _{CC} Operating Current		6.6		mA	·
I _{BBI}	V _{BB} Operating Current		-6.2		mA	
Icco	V _{CC} Power Down Current		0.5		mA	PDN ≤ V _{IL}
Івво	V _{BB} Power Down Current		-0.2		mA	PDN ≤ V _{IL}
Iccs	V _{CC} Standby Current		0.5		mA	FS _X , FS _R ≤ V _{IL} ; after 600 μs
I _{BBS}	V _{BB} Standby Current		-0.2		mA	FS_X , $FS_R \le V_{IL}$; after 600 μs
PDI	Operating Power Dissipation(4)		64		mW	
P _{DO}	Power Down Dissipation(4)		3.5		mW	PDN ≤ V _{IL}
P _{ST}	Standby Power Dissipation(4)		3.5		mW	FS_X , $FS_R \leq V_{IL}$

NOTES:

1. VIN is the voltage on any digital pin.

4. With nominal power supply values.

ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
I _{BX1}	Input Leakage Current, VF _X I+, VF _X I-			100	nA	$-2.17V \le V_{ N } \le 2.17V$
R _{IXI}	Input Resistance, VF _X I+, VF _X I-	10			МΩ	
V _{OSXI}	Input Offset Voltage, VF _X I+, VF _X I-			25	mV	
CMRR	Common Mode Rejection, VF _X I+, VF _X I-	55			dB	$-2.17 \le V_{IN} \le 2.17V$
A _{VOL}	DC Open Loop Voltage Gain, GS _X	5000				
f _C	Open Loop Unity Gain Bandwidth, GS _X		0.4		MHz	
C _{LXI}	Load Capacitance, GS _X			50	рF	
R _{LXI}	Minimum Load Resistance, GS _X	10			ΚΩ	

ANALOG INTERFACE, RECEIVE CHANNEL DRIVER AMPLIFIER STAGE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
RORA	Output Resistance, PWRO+, PWRO-		1		Ω	
V _{OSRA}	Single-Ended Output DC Offset, PWRO + PWRO -		75	±150	mV	Relative to GRDA
C _{LRA}	Load Capacitance, PWRO+, PWRO-			100	pF	

^{2.} SIGx and DCLKR are TTL level inputs between GRDD and VCC; they are also pinstraps for mode selection when tied to V_{BB}. Under these conditions V_{ILO} is the input low voltage requirement.

3. Timing parameters are guaranteed based on a 100 pF load capacitance. Up to eight digital outputs may be connected to

a common PCM highway without buffering, assuming a board capacitance of 60 pF.



A.C. CHARACTERISTICS—TRANSMISSION PARAMETERS

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave.⁽¹⁾ Input amplifier is set for unity gain, noninverting. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended, maximum gain configuration.⁽²⁾ All output levels are (sin x)/x corrected.

GAIN AND DYNAMIC RANGE

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
EmW	Encoder Milliwatt Response Tolerance	-0.18	±0.04	+0.18	dBm0	Signal input of 1.064 Vrms μ -law Signal input of 1.068 Vrms A-law $T_A = 25^{\circ}C$, $V_{BB} = -5V$, $V_{CC} = +5V$
EmW _{TS}	EmW Variation with Temperature and Supplies	-0.07	±0.02	+ 0.07	dB	±5% supplies, 0 to 70°C Relative to nominal conditions
DmW	Digital Milliwatt Response Tolerance	-0.18	±0.04	+0.18	dBm0	Measure relative to 0TLP _R . $T_A = 25^{\circ}C; V_{BB} = -5V,$ $V_{CC} = +5V. R_L = \infty$
DmW _{TS}	DmW Variation with Temperature and Supplies	-0.07	±0.02	+ 0.07	dB	±5% supplies, 0 to 70°C

NOTES:

GAIN TRACKING

Reference Level = -10 dBm0

Symbol	Parameter	Min	Max	Unit	Test Conditions
GT1 _X	Transmit Gain Tracking Error Sinusoidal Input; μ-law		± 0.25 ± 0.5 ± 1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
GT2 _X	Transmit Gain Tracking Error Sinusoidal Input; A-law		±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
GT1 _R	Receive Gain Tracking Error Sinusoidal Input; μ-law		±0.25 ±0.5 ±1.2	dB dB dB	$\begin{array}{c} +3 \text{ to } -40 \text{ dBm0} \\ -40 \text{ to } -50 \text{ dBm0} \\ -50 \text{ to } -55 \text{ dBm0} \\ \text{Measured at PWRO+}, \\ \text{R}_{L} = 300 \Omega \end{array}$
GT2 _R	Receive Gain Tracking Error Sinusoidal Input; A-law		±0.25 ±0.5 ±1.2	dB dB dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 Measured at PWRO+, R _L = 300Ω

^{1. 0} dBm0 is defined as the zero reference point of the channel under test (0TLP). This corresponds to an analog signal input of 1.064 volts rms or an output of 1.503 volts rms for µlaw. See Table 4.

^{2.} Unity gain input amplifier: GS_X is connected to VF_XI- , Signal input VF_XI+ ; Maximum gain output amplifier; GS_R is connected to PWRO-, output to PWRO+.



NOISE(All receive channel measurements are single ended)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
N _{XC1}	Transmit Noise, C-Message Weighted			15	dBrnc0	$VF_XI + = GRDA, VF_XI - = GS_X$
N _{XC2}	Transmit Noise, C-Message Weighted with Eighth Bit Signaling			18	dBrnc0	$VF_XI + = GRDA, VF_XI - = GS_X;$ 6th frame signaling
N _{XP}	Transmit Noise, Psophometrically Weighted			-75	dBm0p	$VF_XI + = GRDA, VF_XI - = GS_X$
N _{RC1}	Receive Noise, C-Message Weighted: Quiet Code			11	dBrnc0	D _R = 11111111
N _{RC2}	Receive Noise, C-Message Weighted: Sign bit toggle			12	dBrnc0	Input to D_R is Quiet code with sign bit toggle at 1 KHz rate
N _{RP}	Receive Noise, Psophometrically Weighted: Quiet Code			-79	dBm0p	D _R = 10101010
N _{SF}	Single Frequency Noise End to End Measurement			-50	dBm0	CCITT G.712.4.2 Measure at PWRO+
PSRR ₁	V _{CC} Power Supply Rejection, Transmit or Receive Channel		-35		dB	Idle channel; 200 mV P-P signal on V_{CC} ; 0 to 50 KHz, measure at D_{χ}
PSRR ₂	V _{BB} Power Supply Rejection, Transmit or Receive Channel		-35		dB	idle channel; 200 mV P-P signal on V_{BB} ; 0 to 50 KHz, measure at D_{X}
CT _{TR}	Crosstalk, Transmit to Receive			-71	dB	$VF_XI + = 0 \text{ dBm0, 1.02 KHz,}$ $D_R = \text{Quiet code}$
CT _{RT}	Crosstalk, Receive to Transmit			-71	dB	$D_R = 0 \text{ dBm0}, 1.02 \text{ KHz},$ $VF_XI + = GRDA$



DISTORTION

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
SD1 _X	Transmit Signal to Distortion, μ-Law Sinusoidal Input; CCITT G.714-Method 2	36 30 25			dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD2 _X	Transmit Signal to Distortion, A-Law Sinusoidal Input; CCITT G.714-Method 2	36 30 25			dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD1 _R	Receive Signal to Distortion, μ-Law Sinusoidal Input; CCITT G.714-Method 2	36 30 25			dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
SD2 _R	Receive Signal to Distortion, A-Law Sinusoidal Input; CCITT G.714-Method 2	36 30 25			dB dB dB	0 to -30 dBm0 -30 to -40 dBm0 -40 to -45 dBm0
DPX	Transmit Single Frequency Distortion Products			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
DPR	Receive Single Frequency Distortion Products			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
IMD ₁	Intermodulation Distortion, End to End Measurement			-35	dB	CCITT G.712 (7.1)
IMD ₂	Intermodulation Distortion, End to End Measurement			-49	dBm0	CCITT G.712 (7.2)
sos	Spurious Out of Band Signals, End to End Measurement			-25	dBm0	CCITT G.712 (6.1)
SIS	Spurious in Band Signals, End to End Measurement			-40	dBm0	CCITT G.712 (9)
D _{AX}	Transmit Absolute Group Delay		220		μs	Fixed Data Rate, $CLK_X=2.048$ MHz; 0 dBm0, 1.4 KHz signal at VF_XI+ Measure at D_X .
D _{DX}	Transmit Differential Group Delay Relative to D _{AX}		170 95 45 75		μs μs μs μs	f = 500 - 600 Hz f = 600 - 1000 Hz f = 1000 - 2600 Hz f = 2600 - 2800 Hz
D _{AR}	Receive Absolute Group Delay		140		μs	Fixed Data Rate, CLK _R = 2.048 MHz; 0dBm0, 0.3 KHz Measure at PWRO+.
D _{DR}	Receive Differential Group Delay Relative to D _{AR}		35 35 110 135		μs μs μs μs	f = 500 - 600 Hz f = 600 - 1000 Hz f = 1000 - 2600 Hz f = 2600 - 2800 Hz



TRANSMIT CHANNEL TRANSFER CHARACTERISTICS

Input amplifier is set for unity gain, noninverting; maximum gain output.

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
G _{RX}	Gain Relative to Gain at 1.02 KHz					0 dBm0 Signal input at VF _X I+
	16.67 Hz			-30	dΒ	
	50 Hz			- 25	dB	
	60 Hz			-23	dB	
	200 Hz	-1.8		-0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	'
	3400 Hz	-0.7		-0.10	dB	
	4000 Hz			-14	dB	
-	4600 Hz and Above			-32	dΒ	




Figure 8. Transmit Voice Frequency Characteristics



RECEIVE CHANNEL TRANSFER CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
G _{RR}	Gain Relative to Gain at 1.02 KHz					0 dBm0 Signal input at DR
· · ·	Below 200 Hz			+ 0.125	dB	
	200 Hz	-0.5		+0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+ 0.03	dB	
	3400 Hz	-0.7		-0.1	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-30	dB	




Figure 9. Receive Voice Frequency Characteristics



A.C. CHARACTERISTICS—TIMING PARAMETERS

CLOCK SECTION

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tcy	Clock Period, CLK _X , CLK _R	488			ns	f _{CLKX} = f _{CLKR} = 2.048 MHz
tolk	Clock Pulse Width, CLKX, CLKR	220			ns	
†DCLK	Data Clock Pulse Width	220			ns	64 KHz ≤ f _{DCLK} ≤ 2.048 MHz
tcpc	Clock Duty Cycle, CLK _X , CLK _R	45	50	55	%	
t _r , t _f	Clock Rise and Fall Time	5		30	ns	

TRANSMIT SECTION, FIXED DATA RATE MODE(1)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{DZX}	Data Enabled on TS Entry	- 0		145	ns	0 < C _{LOAD} < 100 pF
t _{DDX}	Data Delay from CLK _X	0		145	ns	0 < C _{LOAD} < 100 pF
tHZX	Data Float on TS Exit	60		215	ns	C _{LOAD} = 0
tson	Timeslot X to Enable	0		145	ns	0 < C _{LOAD} < 100 pF
tsoff	Timeslot X is Disable	60		215	ns	0 < C _{LOAD}
t _{FSD}	Frame Sync Delay	100		t _{CLK}	ns	
tss	Signal Setup Time	0			ns	
t _{SH}	Signal Hold Time	0			ns	

RECEIVE SECTION, FIXED DATA RATE MODE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{DSR}	Receive Data Setup	10			ns	
tohr	Receive Data Hold	60			ns	
t _{FSD}	Frame Sync Delay	100		t _{CLK}	ns	
tsign	SIG _R Update	0		2	μs	

NOTE:


1. Timing parameters t_{DZX} , t_{HZX} , and t_{SOFF} are referenced to a high impedance state.




WAVEFORMS

Fixed Data Rate Timing

TRANSMIT TIMING



RECEIVE TIMING





TRANSMIT SECTION, VARIABLE DATA RATE MODE(1)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{TSDX}	Timeslot Delay from DCLK _X (2)	140		t _{DX} -140	ns	
t _{FSD}	Frame Sync Delay	100		t _{CY} -100	ns	
t _{DDX}	Data Delay from DCLKX	0		100	ns	0 < C _{LOAD} < 100 pF
tDON	Timeslot to D _X Active	0		50	ns	0 < C _{LOAD} < 100 pF
tDOFF	Timeslot to D _X Inactive	0		80	ns	0 < C _{LOAD} < 100 pF
t _{DX}	Data Clock Period	488		15620	ns	
tDFSX	Data Delay from FS _X	0		140	ns	

RECEIVE SECTION, VARIABLE DATA RATE MODE

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{TSDR}	Timeslot Delay from DCLKR(3)	140		t _{DR} - 140	ns	
t _{FSD}	Frame Sync Delay	100		t _{CY} -100	ns	
t _{DSR}	Data Setup Time	10			ns	
t _{DHR}	Data Hold Time	60			ns	
t _{DR}	Data Clock Period	488		15620	ns	
tSER	Timeslot End Receive Time	0			ns	

64 KB OPERATION, VARIABLE DATA RATE MODE


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{FSLX}	Transmit Frame Sync Minimum Downtime	488			ns	FS_X is TTL high for remainder of frame
t _{FSLR}	Receive Frame Sync Minimum Downtime	488			ns	FS_R is TTL high for remainder of frame
†DCLK	Data Clock Pulse Width			10	μs	

NOTES:


- 1. Timing parameters $t_{\mbox{DON}}$ and $t_{\mbox{DOFF}}$ are referenced to a high impedance state.
- 2. $t_{\mbox{\scriptsize FSLX}}$ minimum requirements overrides $t_{\mbox{\scriptsize TSDX}}$ maximum spec for 64 KHz operation.
- 3. t_{FSLR} minimum requirements overrides t_{TSDR} maximum spec for 64 KHz operation.

VARIABLE DATA RATE TIMING

TRANSMIT TIMING



RECEIVE TIMING



A.C. TESTING INPUT, OUTPUT WAVEFORM

