LSI/CSI 🏭

LS7501 theu LS7510

TONE ACTIVATED LINE ISOLATION DEVICE

FEATURES:

- Low power CMOS design
- On chip oscillator (32,768HZ external crystal required)
- Tone input can be low level sinusoid (as low as 30 DBM) or fully digital.
- Mask programmable available frequencies: 11 HZ to 4095 HZ (in 1 HZ steps)
- Sample interval -4.5 seconds (Mask programmable 0.5 to 8.0 seconds).

DESCRIPTION

The LS7501 — LS7510 are frequency discriminator circuits that respond to a standard frequency input if the input is maintained within ± 10HZ during a 4.5 second continuous sample interval. During this interval, the input is being sampled every 0.5 seconds. If it is valid for the sample interval, then the circuit can be used to pulse a relay that disconnects the line to be tested. After 20 seconds of disconnect time, the relay is reset and the line is restored. There are ten standard frequency versions of this circuit. These are indicated in table 1 with their associated input discriminator frequencies.

TABLE 1

PART NO.		FREQUENCY (HZ)			
LS7501 57 LS7502 LS7503 LS7504 LS7505 LS7506 LS7507 LS7508 LS7509 LS7510	324 324 325 326 327 328 334 331 332	2683 2713 2743 2773 2833 2863 2893 2923 2923 2953 2983			

DETAILED DESCRIPTION


A. Input Amplifier:

The amplifier has a minimum gain of 40. The input should be a.c. coupled.

B. Frequency Discriminator:

The frequency input can be a digital source or the output of the amplifier.

CONNECTION DIAGRAM: TOP VIEW STANDARD 16 PIN PLASTIC DIP



The input is sampled for a 1/2 second interval and if a proper frequency is present, the VF output goes high.


- C. The sample interval timer is enabled when a valid frequency is detected. The purpose of the timer is to insure that the input frequency is continuous for a period of 4.5 seconds \pm 125ms. If the applied input frequency is interrupted during the detection period, the timer is reset and a new detection interval is started. At the end of a valid sample period, a 125ms pulse is generated at VI.
- D. Disconnect Timer:

Enabled by a positive edge on the DTEN input and clocked at a 2Hz rate, this timer determines the disconnect time. (20 \pm .5 seconds). On timeout, a positive pulse is generated on DTO.

E. Clock Generator:

A 32,768 Hz crystal oscillator and a chain of binary dividers provide all the timing signals.

TABLE PIN	2. INPUT, OUTPUT DESCRIPTION								
		N .							
L IIA	FUNCTION		DESCRIPTION						
1	DTO		Disconnect timer time out. Active high pulse generated at the end of disconnect time (20 sec); normally connected to Pin 5.						
2	TIME BASE		Output clock 32,768 HZ or 8 HZ (Mask Programmable)						
3	VF OUT		Valid frequency. Active high when input frequency is 2713 ± 10 HZ (LS7502).						
4 VI OUT		125 M	125 MS Active high pulse output generated when an input frequency has been						
5	FDEN		valid for the duration of the sample interval (4.5 seconds). Frequency detector enable (Positive edge triggered)						
6			Disconnect timer enable (Positive edge triggered) normally connected to VI out.						
		lt also	disables frequency dete	ection.					
7	SET RELAY/ PULSE OUTPUT		3.9 ms active high pulse generated when a valid frequency has been present fo 4.5 seconds.						
8	RESET RELAY PULSE/ SET RELAY LEVEL	high le mable)	3.9 ms active high pulse generated when the disconnect timer times out or a high level that lasts for the duration of the 20 second time out. (Mask programmable). If the reset relay option is active, a pulse is generated on the RESET RELAY Output at power-up.						
9	VSS		Ground						
10	RESET		al reset. An active high	·	······	Internal p	ull down).		
11	AMP OUT		ied Tone. Usually conne						
12 13	AMP IN FREQ IN		Tone input for low level (to — 30 DBM) sinusoid. Digital tone input.						
14	THEU III	Crysta							
15	X2 .	Crysta							
16	VDD		e Supply						
Maximu	ım Ratings: (Voltages referenced	to VSS)						-	
DC sup Operation	- · · · ·	to VSS) SYMBOL VDD TA TSTG	<u>VALUE</u> +2.5 to +6.0 -25 to +70 -65 to +150	UNIT Vdc °C °C					
DC sup Operation Storage DC Election	ply voltage ng temperature range temperature range ctrical Characteristics: OV, VDD = +2.5 to +6.0V, -2	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150	Vdc °C °C					
DC sup Operation Storage	ply voltage ng temperature range temperature range ctrical Characteristics: OV, VDD = +2.5 to +6.0V, -2	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150	Vdc °C °C	MIN	MAX	UNITS		
DC sup Operation Storage DC Elec (VSS =	ply voltage ng temperature range temperature range ctrical Characteristics: OV, VDD = +2.5 to +6.0V, -2	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150 +70°C unless other	Vdc °C °C wise specified)	MIN 100 1.0	<u>MAX</u> -	<u>UNITS</u> μΑ ma		
PARAM DC sup Operati Storage DC Elec (VSS = PARAM Output	ply voltage ng temperature range temperature range etrical Characteristics: OV, VDD = +2.5 to +6.0V, -2	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150 +70°C unless other CONDITIONS $V_0 = 0.7V$	Vdc °C °C wise specified) VDD 2.5V	100	<u>MAX</u> 	<u>μ</u> Α		
PARAM Output RATING DC sup Operation Storage DC Elec (VSS = PARAM Output	ply voltage ng temperature range temperature range ctrical Characteristics: OV, VDD = +2.5 to +6.0V, -2 ETER Source Current	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150 +70°C unless other CONDITIONS $V_0 = 0.7V$ $V_0 = 0.7V$ $V_0 = 0.25V$	Vdc °C °C wise specified) VDD 2.5V 5.0V 2.5V	100 1.0 350	<u>MAX</u> -	μA ma μA		
PARAM Output Input S	ply voltage ng temperature range temperature range ctrical Characteristics: OV, VDD = +2.5 to +6.0V, -2 ETER Source Current Sink Current	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150 +70°C unless other CONDITIONS $V_0 = 0.7V$ $V_0 = 0.7V$ $V_0 = 0.25V$	Vdc °C °C wise specified) VDD 2.5V 5.0V 2.5V	100 1.0 350	MAX - - 0.75 1.50	μA ma μA		
PARAM Output Input S RATING DC sup Operating Storage DC Elec (VSS = PARAM Output Vi L	ply voltage ng temperature range temperature range ctrical Characteristics: OV, VDD = +2.5 to +6.0V, -2 ETER Source Current Sink Current pecifications (All Inputs)	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150 +70°C unless other CONDITIONS $V_0 = 0.7V$ $V_0 = 0.7V$ $V_0 = 0.25V$	Vdc °C °C wise specified) VDD 2.5V 5.0V 2.5V 5.0V	100 1.0 350	 - - 0.75	μΑ ma μΑ μΑ Volts		
PARAM Output Output Input S Vi Vi H	ply voltage ng temperature range temperature range ctrical Characteristics: OV, VDD = +2.5 to +6.0V, -2 ETER Source Current Sink Current pecifications (All Inputs) (MAX)	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150 +70°C unless other CONDITIONS $V_0 = 0.7V$ $V_0 = 0.7V$ $V_0 = 0.25V$	Vdc °C °C vwise specified) VDD 2.5V 5.0V 2.5V 5.0V 2.5V 5.0V	100 1.0 350 900	0.75 1.50	μΑ ma μΑ μΑ Volts Volts		
PARAM Output Output Vi Noi	ply voltage ng temperature range temperature range ctrical Characteristics: OV, VDD = +2.5 to +6.0V, -2 ETER Source Current Sink Current pecifications (All Inputs) (MAX) (MIN)	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150 +70°C unless other CONDITIONS $V_0 = 0.7V$ $V_0 = 0.7V$ $V_0 = 0.25V$	Vdc °C °C °C vise specified) VDD 2.5V 5.0V 2.5V 5.0V 2.5V 5.0V 2.5V 5.0V	100 1.0 350 900 - - 1.75 3.50	0.75 1.50	μA ma μA μA Volts Volts Volts Volts		
RATING DC sup Operati Storage DC Elec (VSS = PARAM Output Output Input S Vi Vi Noi Quiesce	ply voltage ng temperature range e temperature range ctrical Characteristics: = OV, VDD = +2.5 to +6.0V, -2 ETER Source Current Sink Current pecifications (All Inputs) (MAX) (MIN) se Margins:	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150 +70°C unless other CONDITIONS $V_0 = 0.7V$ $V_0 = 0.7V$ $V_0 = 0.25V$ $V_0 = 0.25V$	Vdc °C °C vise specified) VDD 2.5V 5.0V 2.5V 5.0V 2.5V 5.0V 2.5V 5.0V 2.5V 5.0V	100 1.0 350 900 - - 1.75 3.50	0.75 1.50	μΑ ma μΑ μΑ Volts Volts Volts Volts Volts		
RATING DC sup Operation Storage DC Elec (VSS = PARAM Output Unput S Vi Noi Quiesce Note: F	ply voltage ng temperature range temperature range ctrical Characteristics: OV, VDD = +2.5 to +6.0V, -2 ETER Source Current Sink Current pecifications (All Inputs) (MAX) (MIN) se Margins: ent Device Current:	VDD TA TSTG	+2.5 to +6.0 -25 to +70 -65 to +150 +70°C unless other CONDITIONS $V_0 = 0.7V$ $V_0 = 0.7V$ $V_0 = 0.25V$ $V_0 = 0.25V$	Vdc °C °C vise specified) VDD 2.5V 5.0V 2.5V 5.0V 2.5V 5.0V 2.5V 5.0V 2.5V 5.0V	100 1.0 350 900 - - 1.75 3.50	0.75 1.50	μΑ ma μΑ μΑ Volts Volts Volts Volts Volts		



DESCRIPTION

This application indicates a method for interrogating a telephone line when a 2713Hz (±10Hz) tone is detected for a minimum of 4.5 seconds. (The LS7502 Circuit.)

At the end of the 4.5 second sample period, an oscillator is energized and generates a tone back signal. This signal modulates the line at a voice level of -16DB or 3.5MV peak to peak.

Typical system input activation sensitivity is -30DBM. The unit should also be operational down to 6 volts at the tip/ring network terminals.


As shown in Figure 2, the differential op-amp is connected to the telephone lines through $.001\mu F$ coupling capacitors. This eliminates the D.C. component and acts as the first filter for 60Hz. The differential amplifier stage is followed by a band pass filter centered around

2713Hz. This filter should be designed for high Q's (Q = 10) and yet utilize current efficient op-amps.

The band pass output is then squared up and connected to the digital tone input (Pin 13). The input signal, is sampled by the digital discrimination section of the LS7502. If 2713Hz (±10Hz) is present for 4.5 seconds, a 125 millisecond pulse at Pin 4 is applied to the DTEN input (Pin 6), causing an internal flip-flop to set an the set relay output (Pin 8) to go high, activating the tone back oscillator.

As the $10\mu F$ capacitor (C_4) builds up stored charge, it biases the FDEN input (Pin 5) through R_7 until it is sufficient to reset the internal flip-flop and bring the circuit back to its idle state and turn the tone back oscillator off. By varying the R_7 - C_4 network, the time constant for the tone back duration can be varied.

CIRCUIT BLOCK DIAGRAM



NOTE (1) All devices shown on the LS7501 through the LS7510 are configured with the set relay outpout on Pin 8. The reset option can be substituted by optional mask change.

NOTE (2) All devices shown with the exception of the LS7502 are configured with the clock-0, 32KHz output on Pin 2. The LS7502 is configured with the clock-2 time base output of 8Hz. These outputs may be changed with the same optional mask change referred to in Note 1.



Manufacturers of Custom and Standard LSI Circuits 1235 Walt Whitman Road, Melville, NY 11747 TWX: (510) 226-7833 FAX: 516 271 0405

Telephone: (516) 271-0400