

UNIVERSAL SEMICONDUCTOR INC.

FEATURES:

- · Single & Dual Layer Metal
- Source/Drain Contacts Programmable
- All I/O's Guardbanded Against Latchup
- Radiation Tolerant to 1 Megarad
- Fast Toggle Rates—Fast enough to satisfy applications historically served by TTL and LSTTL.
- Low Power Consumption—Typically 20% of the power dissipated by a TTL IC
- High Packing Density
- Well Defined Logic Levels
- Wide Tolerance of Operation—Typically operate over a supply voltage range of 3 to 10 volts and from -55°C to +125°C with no change in operation except circuit delays
- Excellent Noise Immunity—45% of supply voltage
- · Ease of Breadboarding
- · Ease of Interface

ISO-5/ISO-3/ISO-2 GATE ARRAY DESCRIPTION

The ISO 2/3/5 series of silicon gate CMOS arrays are high performance families of eleven arrays each with complexity ranging from 100 to 6000 equivalent gates and a maximum pin count ranging from 24 to 120.


The ISO series of gate arrays are manufactured using a proven silicon gate oxide isolated CMOS process with either a single layer or dual layer of metal interconnect and a contact layer, defining the logic function being implemented.

The circuits are organized as arrays of cells and I/O buffers as shown in Figure 1.

BASIC ARRAY CELL STRUCTURE

Each cell consists of three pairs of NMOS and PMOS transistors together with a poly underpass as shown in Figure 2. Note that each gate is common to adjacent N and P devices. Individual n-channel and p-channel transistors may be configured into a variety of SSI logic elements called macrocells, using predefined contacts and metal interconnections.

Note that each intersection point of the grid inside the diffusion boundary is a potential contact point for source or






drain which can be programmed as desired. Altogether there are six possible contact points for each source or drain and four contact options for each gate. There are fourteen possible initial routing paths per cell. Of these, two are normally taken by the power bus lines leaving 14 channels for macrocell and interconnect. Programmable contact is one of the unique features of our LSI silicon gate CMOS arrays which provides easy layout and maximum routing flexibility.


Figures 3 through 5 are some gate implementation examples.

INPUT/OUTPUT BUFFERS

The ISO series has very powerful I/O buffers designed to be direct TTL compatible, capable of sinking 6mA at 0.4V or 24mA at 2.5V (VDD=5.0V), and sourcing 2mA at 4.6V or 10mA at 2.5V (for ISO 3 process).

There are three transistors (one single and one double) in each buffer device which can be connected as desired for any particular application. All the output devices are fully guardbanded.





T-42-11-09




High Reliability Fast CMOS Gate Arrays


I/O buffers can also be used as input protection devices. Figure 6 shows a typical implementation. This structure provides in excess of 2000V ESD (electrostatic discharge) protection.

The gate arrays are also protected against latch-up with over 100mA input injection current.

ISO 2/3/5 FAMILY

There are eleven ISO-CMOS arrays differing only in the size and number of cells. They are distinguished by the letters J, I, A, B, C, D, E, F, G, H and K, where J being the smallest and K being the largest and most complex. The internal arrays and peripheral devices are identical on all the circuits.






T-42-11-09



High Reliability Fast CMOS Gate Arrays





JNIVERSAL SEMICONDUCTOR INC.

High Reliability Fast CMOS Gate Arrays

Every array in the family can be processed by three different technologies: ISO-5, ISO-3 and ISO-2. As the names imply, ISO-5, ISO-3 and ISO-2 designate 5, 3 and 2 micron gate length respectively.

Table 1 shows the ISO 2/3/5 family of fast Si-gate CMOS gate arrays their cell count and number of gate equivalents, pads and I/O buffers.

TABLE 1.

DESIGNATION	TOTAL CELLS	GATE EQUIVALENT	I/O BUFFER	PAD
ARRAY J	66	100	18	24
ARRAY, I	120	180	36	46
ARRAY A	240	360	36	46
ARRAY B	360	540	48	58
ARRAY C	480	720	54	64
ARRAY D	640	960	62	72
ARRAY E	800	1200	68	78
ARRAY F	1000	1500	76	86
ARRAY G	1200	1800	82	92
ARRAY H	1600	2400	90	100
ARRAY K	4000	6000	110	120

DEVICE GEOMETRIES AND PARASITIC CAPACITANCE

The vital statistics of the ISO 2/3/5 active devices are given below (Tables 2, 3 and 4).

The underpasses used throughout the gate arrays are highly doped poly of varying sizes and lengths. A typical underpass (as used in the core of the array) resistance is 200 ohms and its parasitic capacitance about .12 Pf. The exact resistance and capacitance can be computed from the poly resistivity and field capacitance parameters give in Table 9. In most cases the underpasses contribute negligible delays and can be ignored.

TABLE 2. DEVICE CHANNEL CHARACTERISTICS OF ISO-5

CHANNEL TYPE	CHAN	VEL DIME	GATE	
	Weff	Leff	W/L	CAPACITANCE
N-channel array	53μ	3.5μ	15	.23 pf
N-channel buffer	850μ	3.5μ	243	3.70 pf
P-channel array	53μ	3.5μ	15	.23 pf
P-channel buffer	850μ	3.5μ	243	3.70 pf

TABLE 3. DEVICE CHANNEL CHARACTERISTICS OF ISO-3

	CHAN	NEL DIME	GATE	
CHANNEL TYPE	Weff	Leff	W/L	CAPACITANCE
N-channel array	53μ	2.0μ	22.5	.16 pf
N-channel buffer	850μ	2.0μ	425	2.50 pf
P-channel array	53μ	2.0μ	22.5	.16 pf
P-channel buffer	850μ	2.0μ	425	2.50 pf

TABLE 4. DEVICE CHANNEL CHARACTERISTICS OF ISQ-2

	CHAN	NEL DIME	CATE	
CHANNEL TYPE	Weff	Leff	W/L	GATE CAPACITANCE
N-channel array	53μ	1.5μ	35	.16 pf
N-channel buffer	850μ	1.5μ	566	2.50 pf
P-channel array	53μ	1.5μ	37	.16 pf
P-channel buffer	850μ	1.5μ	604	2.50 pf

CIRCUIT PERFORMANCE

Actual performance of each design will depend on the layout and normal manufacturing process variations. Our ISO-5 CMOS arrays can provide you with up to 15MHz speed and ISO-3 CMOS arrays can handle up to 30MHz and ISO-2 arrays will operate at 40 MHz.

Typical gate delays for some of the ISO 2/3/5 gates are presented in Tables 5, 6 and 7 respectively. Tr and Tf are typical output rise and fall delays. Tpd is the average delay.

TABLE 5.

ISO-5 FAMILY OF ARRAYS Typical Gate Delays (ns) F.O.=2							
GATE TYPE	T _r	Tf	T _{pd}				
Inverter	2.7	1.7	2.2				
2-Input NAND	3.2	2.4	2.8				
2-Input NOR	5.6	2.7	3.7				
3-Input NAND	3.7	3.6	3.6				
3-Input NOR	9.4	1.9	7.8				
4-Input NAND	4.2	5.2	4.7				

TABLE 6.

ISO-3 FAMILY OF ARRAYS Typical Gate Delays (ns) F.O. = 2									
GATE TYPE	T _r	T _f	T _{pd}						
Inverter	1.4	1.1	1.2						
2-Input NAND	1.6	1.6	1.6						
2-Input NOR	2.2	1.2	1.7						
3-Input NAND	1.7	2.3	2.0						
3-Input NOR	3.6	1.3	2.5						
4-Input NAND	2.0	3.1	2.5						

TABLE 7.

ISO-2 FAMILY OF ARRAYS Typical Gate Delays (ns) F.O. = 2								
GATE TYPE	Τ _r	T _f	T _{pd}					
Inverter	.8	.7	.7					
2-Input NAND	.9	.9	.9					
2-Input NOR	1.3	.7	1.0					
3-Input NAND	1.2	1.6	1.4					
3-Input NOR	2.3	.8	1.6					
4-Input NAND	1.4	2.2	1.8					



TABLE 8. DC CHARACTERISTICS (at $V_{DD} = 5V$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
l _{dd}	Quiescent Current		.1	10	μΑ	All Inputs = 0 or VDD
V _{ih}	Input High Voltage	3.5 2.4			V V	CMOS Interface TTL Interface
V _{iI}	Input Low Voltage			1.5 0.6	V	CMOS Interface TTL Interface
l _{in}	Input Current	- 10	.001	10	μΑ	V _{in} = 0 to VDD
V _{oh}	High Level Output Voltage (CMOS)	4.95			V	10 <1μA
V _{ol}	Low Level Output Voltage (CMOS)			0.05	٧	10 <1μA
l _{ol}	Output Low (SINK) Current	5 3	8 6		mA mA	$V_0 = 0.5V (ISO3)$ $V_0 = 0.5V (ISO5)$
l _{oh}	Output High (SOURCE) Current	5 3	8		mA mA	$V_0 = 2.4V \text{ (ISO3)}$ $V_0 = 2.4V \text{ (ISO5)}$
l _{oz}	Three State Output Leakage Current	- 10	.001	10	μΑ	V _o = 0 or VDD
C _{in}	Any Input			7	Pf	

ABSOLUTE MAXIMUM RATINGS

Operating Power Supply Range (VDD):

for ISO-5: 3.0 to 15.0V for ISO-3: 3.0 to 8.0V for ISO-2: 3.0 to 8.0V

Operating Temperature Range -55°C to +125°C Radiation 1×10⁴ RADS*

Stresses above those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

PACKAGING

Table 10 lists the typical plastic packages available for the ISO 2/3/5 family of arrays.

Ceramic packages are also available for the sizes listed above, although the cavity size may be slightly different than the leadframe pad size listed.

Other standard package options are listed below.

CATEGORY	PIN COUNT
Ceramic Leadless Chip Carrier	24 to 100
Flat Packs	24 to 84
Pin Grid Arrays	64 to 120
Chip Carriers	20 to 84

Custom Tooling is available to accommodate specialized package requirements.

^{*}RAD Hard Gate Array available up to 1×106 RADS.



TABLE 9. ELECTRICAL PARAMETERS

		P-CHANNEL			N-CHANNEL				
PARAMETER	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNIT	CONDITION	
Threshold Voltage 2 Micron Process	0.6	0.9	0.6	0.6	0.9	1.2	Volts	IDS = 1 μA W /L = 55/2	
3 Micron Process	0.6	0.9	1.2	0.6	0.9	1.2		IDS = 1 μA W/L = 55/3	
5 Micron Process	0.7	1.0	1.4	0.6	0.9	1.2		IDS = 1 μA W/L = 55/5	
Conduction Factor K' = μCo Non-Saturation	12	15	18	25	30	35	μΑ/Volt ²	VDS = 0.1V	
Polysilicon Over Field Oxide Threshold Voltage	15			15			Volts	ID = 1 μA VB = 0V	
Junction Breakdown Voltage	12 15			12 15			Volts	2μ/3μ Process 5μ Process	
Gate Oxide Capacitance		6.2×10 ⁻⁴			6.2×10 ⁻⁴		pf/μm²	550 Å	
Polysilicon Over Intermediate Field Oxide Capacitance		4.2 × 10 ⁻⁵			4.2 × 10 ⁻⁵		pf/μm²	8000 Å Field Oxide	
Al Over Field Oxide Capacitance		2.3×10 ⁻⁵			2.3×10 ⁻⁵		pf/μm²	15000 Å Field Oxide	
Sidways Field		1			1		μm		
Substrate Resistivity		4 (5μ) 0.7 (3μ)			_		ohm-cm	Substrate Substrate	
P-Well Sheet Resistance	: 				3000 500		ohm-sq	Well Region Field Region	
Diffusion Sheet Resistance	25 25	50 50	90 90	10 15	15 20	25 40	ohm/sq ohm/sq	5μ Process 3μ Process	
Polysilicon Sheet Resistance	10	20	30	10	20	30	ohm/sq	Same for Poly 1 & Poly 2	
Junction Depth		0.5 0.8 1.0			0.4 1.0 1.5		μm	2μ Process 3μ Process 5μ Process	
P-Well Depth		_			5.5		μm		
Al Sheet Resistance		.02			.02		ohm/sq		
Junction Capacitance		3.0×10 ⁻⁴ 2.6×10 ⁻⁴ 1.2×10 ⁻⁴			5×10 ⁻⁴ 3.2×10 ⁻⁴ 3.2×10 ⁻⁴		pf/μm²	2μ Process 3μ Process 5μ Process	

NOTE: All numbers are expressed as absolute values.







TABLE 10.

NO. PINS	PACKAGE TYPE	PACKAGE WIDTH	LEADFRAME PAD PAD SIZE (mils)	100 J	180 I	360 A	540 B	720 C	960 D	1200 E	1500 F	1800 G	2400 H	6000 K
16	DUAL IN-LINE	300	150×200	yes	yes	no	no	no	no	no	no	no	no	no
18	DUAL IN-LINE	300	150 × 200	yes	yes	no	no	no	no 	no	no	no	no	no
20	DUAL IN-LINE	300	160 × 230	yes	yes	no	no	no	no	no	no	no	no	no
22	DUAL IN-LINE	400	220 × 230	yes	yes	yes	yes	no	no	no	no	no	no	no
24	DUAL	300	160×210 180×220	yes	yes	yes yes	yes yes	yes						
	IN-LINE	600	250 × 270			yes _	yes	yes	yes	yes	yes	yes	yes	no
28	DUAL IN-LINE	600	200 × 220 260 × 260	no	yes	yes	yes	yes	yes	yes	yes	yes	no	no
40	DUAL IN-LINE	600	180 × 180 210 × 230 260 × 266	no	no	yes	yes	yes	yes	yes	yes	yes	yes	no
48	DUAL IN-LINE	600	250 × 250 310 × 310	no	no	yes	yes	yes	yes	yes	yes	yes	yes	no
68	DUAL IN-LINE	900	310×310 410×410	no	no	no	no	yes	yes	yes	yes	yes	yes	no
28	QUAD	490	180 × 180	yes	yes	yes	yes	yes	no	no	no	no	no	no
44	QUAD	690	260 × 260	no	no	yes	yes	yes	yes	yes	yes	yes	no	no
68	QUAD	990	300 × 300 410 × 410	no	no	no	no	no	yes	yes	yes	yes	yes	no
84	QUAD	1190	390×390	no	по	no	no	no	yes	yes	yes	yes	yes	yes



UNIVERSAL SEMICONDUCTOR INC.

1925 Zanker Road San Jose, California 95112 (408) 436-1906 TWX 910-338-7617 FAX (408) 436-1125

Universal Semiconductor reserves the right to make changes in specifications at any time and without notice. The information furnished by Universal Semiconductor in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Universal Semiconductor for it use; nor for any infringements of any patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Universal