

Features


- One 128 x 8 (1K bit) Configuration Zone
- Eight 256 x 8 (16K bits) User Zones
- Low Voltage Operation: 2.7V to 5.5V
- Two-wire Serial Interface
- 16-byte Page Write Mode
- Self Timed Write Cycle (10 ms max)
- ISO 7816-3 Synchronous Protocol
- Answer-to-Reset Register
- High Security Memory Including Anti-wire Tapping
 - 64-bit Authentication Protocol*
 - Authentication Attempts Counter
 - Eight Sets of Two 24-bit Passwords
 - Specific Passwords for Read and Write
 - Sixteen Password Attempts Counters
 - Selectable Access Rights by Zone
- ISO Compliant Packaging
- High Reliability
 - Endurance: 100,000 Cycles
 - Data Retention: 100 Years
 - ESD Protection: 4,000V min
- Low-Power CMOS

Description

The AT88SC1608 provides 17,408 bits of serial EEPROM memory organized as one configuration zone of 128 bytes and eight user zones of 256 bytes each. This device is optimized as a “secure memory” for the smart card market, secure identification for electronic data transfer or for components in a system, without the requirement of an internal microprocessor.

The embedded authentication protocol allows the memory and the host to authenticate each other. When this device is used with a host which incorporates a microcontroller, e.g., AT89C51, AT89C2051, AT90S1200, the system provides an “anti-wire tapping” configuration. The device and the host exchange “challenges” issued from a random generator and verify their values through a specific cryptographic function included in each part. When both agree on the same result, the access to the memory is permitted.

Security Methodology



**8 x 256 x 8
Secure Memory
with
Authentication**

AT88SC1608

Rev. 0971E-11/99

*Under exclusive patent license from ELVA




Memory Access

Depending on the device configuration, the host might carry out the authentication protocol, and/or present different passwords for each operation: read or write. Each user zone may be configured for free access for read and write, or for password restricted access. To insure security between the different user zones (multi-application card), each zone can use a different set of passwords. An

Attempts Counter specific to each password and authentication provides protection against “systematic attacks”. When the memory is unlocked, the two-wire serial protocol is effective, using SDA and SCL. The memory includes a specific register providing a 32-bit data stream conforming to the ISO 7816-3 synchronous Answer-to-Reset.

Block Diagram



Pin Descriptions

Supply Voltage (VCC)

The V_{CC} input is a 2.7V to 5.5V positive voltage, supplied by the host.

Serial Clock (SCL)

The SCL input is used to positive edge clock data into the device and negative edge clock data out of the device.

Serial Data (SDA)

The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven, and may be wire-ORed with any

number of other open drain or open collector devices. Atmel recommends a 4.7 K Ω pull up resistor connected between VCC and SDA.

Reset (RST)

When the RST input is pulsed high, the device will output the data programmed into the 32-bit Answer-to-Reset register. All password and authentication access will be reset. Following a reset, device authentication and password verification sequences must be presented to re-establish user access.

Memory Mapping

The first 16K bit of the memory are divided in eight user zones of 256 bytes each:

Zone	\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7	
User 0									\$000
	256 bytes								-
									-
									\$0F8
User 1									\$100
-									-
-									-
-									-
User 6									\$6F8
User 7									\$700
	256 bytes								-
									-
									\$7F8

Note: \$ denotes hexadecimal value

The last 1K bit of the memory is a configuration zone with specific system data, access rights and read/write commands; itself divided in six subzones:

Configuration	\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7	
Fabrication	Answer-to-Reset				Lot History Code				\$00
	Fab Code		Reserved		Card Manufacturer Code				\$08
Access	AR0	AR1	AR2	AR3	AR4	AR5	AR6	AR7	\$10
	Reserved for Future Use								\$18
Authentication	AAC	Identification Number (Nc)							\$20
	Cryptogram (Ci)								\$28
Secret	Secret Seed (Gc)								\$30
Test	Reserved for Memory Test								\$38
Passwords	PAC	Write 0			PAC	Read 0			\$40
	PAC	Write 1			PAC	Read 1			\$48
	PAC	Write 2			PAC	Read 2			\$50
	PAC	Write 3			PAC	Read 3			\$58
	PAC	Write 4			PAC	Read 4			\$60
	PAC	Write 5			PAC	Read 5			\$68
	PAC	Write 6			PAC	Read 6			\$70
	PAC	Secure Code / Write 7			PAC	Read 7			\$78

Notes: 1. AAC: Authentication Attempts Counter.
2. PAC: Password Attempts Counter.

3. AR0-7: Access Register for User Zone 0 to 7.

Fuses

- FAB, CMA and PER are nonvolatile fuses blown at the end of each card life step. Once blown, these EEPROM fuses can not be reset.
- The FAB fuse is blown by Atmel prior to shipping wafers to the card manufacturer.
- The CMA fuse is blown by the card manufacturer prior to shipping cards to the issuer.
- The PER fuse is blown by the issuer prior to shipping cards to the end user.

The Fuses are read and written in the configuration zone using the address \$80:

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	0	0	0	0	PER	CMA	FAB	\$80

When the fuses are all 1's, read and write are allowed in the entire memory. Before blowing the FAB fuse, Atmel writes the entire memory to "1", except the fabrication subzone and the secure code.

In the following table, CMC is the Card Manufacturer Code, and AR means the access rights are defined by the access registers.

Configuration	Access	FAB = 0	CMA = 0	PER = 0
Fabrication (Except CMC)	Read	Free	Free	Free
	Write	Forbidden	Forbidden	Forbidden
Fabrication (Only CMC)	Read	Free	Free	Free
	Write	Secure Code	Forbidden	Forbidden
Access	Read	Free	Free	Free
	Write	Secure Code	Secure Code	Forbidden
Authentication	Read	Free	Free	Free
	Write	Secure Code	Secure Code	Forbidden
Secret	Read	Secure Code	Secure Code	Forbidden
	Write	Secure Code	Secure Code	Forbidden
Test	Read	Free	Free	Free
	Write	Free	Free	Free
Passwords	Read	Secure Code	Secure Code	Write PW
	Write	Secure Code	Secure Code	Write PW
PAC	Read	Free	Free	Free
	Write	Secure Code	Secure Code	Write PW
User Zones	Read	AR	AR	AR
	Write	AR	AR	AR

Configuration Zone

Answer-to-Reset

32-bit register defined by Atmel.

Lot History Code

32-bit register defined by Atmel.

Fab Code

16-bit register defined by Atmel.

Card Manufacturer Code

32-bit register defined by the card manufacturer.

Access Registers

Eight 8-bit access registers defined by the issuer. (Enable if "0"). The Access register for each user zone will specify the privileges and requirements for access to that zone.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPE	RPE	ATE	PW2	PW1	PW0	MDF	PGO

WPE - Write Password Enable

If enabled (WPE = "0"), the user is required to verify the Write Password to allow write operations in the user zone. If disabled (WPE = "1"), all write operations are allowed within the zone. Verification of the Write password also allows the Read and Write passwords to be changed. During personalization (PER = "1") the WPE bit is forced active, even if set to "1". This forces the issuer to verify the Write Password, in order to write data to the user zone. This allows the security code (Write 7 password) to lock write functions during transportation.

RPE - Read Password Enable

If enabled (RPE = "0"), the user is required to verify either the Read Password or Write Password to allow read operations in the user zone. Read operations initiated without a verified password will return the status of the fuse bits (\$00). Verification of the Write password will always allow read access to the zone. RPE = "0" and WPE = "1" is allowed, but is not recommended.

ATE - Authentication Enable

If enabled (ATE = "0"), a valid authentication sequence must be completed before access is allowed to the user zone. If disabled (ATE = "1"), authentication is not required for access.

PW2, PW1, PW0 - Password Set Select

These three bits define which of the eight password sets must be presented to allow access to the user zone. Each access register may point to a unique password set, or access registers for multiple zones may point to the same password set. In this case, verification of a single password will open several zones, combining the zones into a single larger zone.

MDF - Modify Forbidden

If enabled (MDF = "0"), no write access is allowed in the zone at any time.

PGO - Program Only

If enabled (PGO = "0"), data within the zone may be changed from "1" to "0", but never from "0" to "1".

Configuration Zone (continued)

Identification Number (Nc)

An identification number with up to 56-bits is defined by the issuer and should be unique for each card.

Cryptogram (Ci)

The 64-bit cryptogram is generated by the internal random generator and modified after each successful verification of the cryptogram by the chip, on host request. The initial value, defined by the issuer, is diversified as a function of the identification number.

Secret Seed (Gc)

The 64-bit secret seed, defined by the issuer, is diversified as a function of the identification number.

Memory Test Zone

64-bit free access zone for memory test.

Password Sets

Eight sets of two 24-bit passwords for read and write operations, defined by the issuer. The Write Password allows the user to modify the Read and Write passwords of the same set. By default, the eighth set of passwords (Write 7 / Read 7) is active for all user zones.

Secure Code

24-bit password, defined by Atmel, is different for each card manufacturer. The Write Password 7 is used as the Secure Code until the personalization is over (PER = 0).

Attempts Counters (PAC and AAC)

Sixteen 8-bit Attempts Counters, one for each password (PAC), and one other 8-bit Attempts Counter for the authentication protocol (AAC). The Attempts Counters limit the number of consecutive incorrect code presentations allowed (currently 8).

Security Operations

Password Verification

Compare the operation password presented with the stored one, and write a new bit in the corresponding attempts counter for each wrong attempt. A valid attempt before the limit erases the attempts counter, and allows the operation to be carried out as long as the chip is powered.

Only one password is allowed to be valid at any time. When a new password is presented, access privileges defined by the previous password become invalid.

If the trials limit has been reached (*i.e.* the 8 bits of the attempts counter have been written), the password verification process will not be taken into account.

Authentication Protocol

The access to a user zone may be protected by an authentication protocol in addition to password dependent rights.

The authentication success is memorized and active, as long as the chip is powered, unless a new authentication is initialized or RST becomes active. If the new authentication request is not validated, the card loses its previous authentication and it should be presented again. Only the last request is memorized.

Note: The password and authentication may be presented at any time and in any order.

User Zones


These zones are dedicated to user data. The access rights of each zone are programmable separately via the access registers. If several zones share the same password set, the set will be entered only once (after the part is powered up). Therefore, several zones can be combined into one larger zone. The user zone address should be changed each time a new zone is being reached.

AT88SC1608 Command Definitions and Protocols

The ISO compliant interface is based on the popular two-wire serial interface. Note that the MOST significant bit is transmitted first.

Command								Description	Code HEX
Chip Select				Instruction					
b7	b6	b5	b4	b3	b2	b1	b0		
1	0	1	1	0	0	0	0	Write User Zone	\$B0
1	0	1	1	0	0	0	1	Read User Zone	\$B1
1	0	1	1	0	1	0	0	Write Configuration Zone	\$B4
1	0	1	1	0	1	0	1	Read Configuration Zone	\$B5
1	0	1	1	0	0	1	0	Set User Zone Address	\$B2
1	0	1	1	0	0	1	1	Verify Password	\$B3
1	0	1	1	0	1	1	0	Initialize Authentication	\$B6
1	0	1	1	0	1	1	1	Verify Authentication	\$B7

Set User Zone Address




Note: * = Don't care bit

At power on, no access to the user zones is allowed until the Set User Zone Address command occurs. This command sets the three most significant bits of the byte

address, corresponding to the user zone address. This address stays valid until the host sends a new one, and as long as the chip is powered.

Read Zone




- Notes:
1. z = 0 : Read user zone
 2. z = 1 : Read configuration zone

The data byte address is internally incremented following the transmission of each data byte. As long as the AT88SC1608 receives an acknowledge from the host, it will continue to increment the data byte address and serially clock out sequential data bytes. During a read

operation, the address will “roll over” from the last byte of the current zone, to the first byte of the same zone. If the host is not allowed to read at the specified address, the device will transmit the data byte with all bits equal to “0”.

Write Zone




- Notes:
1. z = 0 : Write user zone
 2. z = 1 : Write configuration zone

The lower four bits of the data byte address are internally incremented following the receipt of each data byte. The higher data byte address bits are not incremented, retaining the 16-byte write-page address. Each data byte within a page must only be loaded once. Once a stop condition is issued to indicate the end of the host's write

command, the device initiates the internally timed nonvolatile write cycle. An ACK polling sequence can be initiated immediately. After a write command, if the host is not allowed to write to some address locations, a nonvolatile write cycle will still be initiated. However, the device will only modify data at the allowed addresses.


Read Fuses



- Notes: 1. $F_x = 1$: fuse is not blown
2. $F_x = 0$: fuse is blown

The Read Fuses operation is always allowed. The device only transmits one data byte and waits for a new command.

Write Fuses



The Write Fuses operation is only allowed under secure code control and no data byte is transmitted by the host. The fuses are blown sequentially: CMA is blown if FAB is equal to "0", and PER is blown if CMA is equal to "0". If the fuses are all 0's, the operation is canceled and the device waits for a new command.

Once a stop condition is issued to indicate the end of the host's write operation, the device initiates the internal nonvolatile write cycle. An ACK polling sequence can be initiated immediately. Once blown, these fuses can not be reset.

Answer-to-Reset


If RST is high during SCL clock pulse, the reset operation occurs according to the ISO 7816-3 synchronous Answer-to-Reset. The 4 bytes of the Answer-to-Reset register are transmitted LEAST significant bit (LSB) first, on the 32

clock pulses provided on SCL. Following a RST assertion, all password and authentication access privileges are reset.


The values programmed by Atmel are:

R E S E T	\$2C								\$AA								\$55								\$A0							
	0	0	1	1	0	1	0	0	0	1	0	1	0	1	0	1	1	1	0	1	0	1	0	0	0	0	0	1	0	1		
	D ₀							D ₇		D ₈						D ₁₅		D ₁₆					D ₂₃		D ₂₄					D ₃₁		

Verify Password



Initialize Authentication




Note: Q0: Host random number, 8 bytes.

The initialize authentication command sets up the random generator with the cryptogram (C_i), the secret seed (G_c) and the host random number (Q_0). Once the sequence is completed and a stop condition is issued, there is a nonvolatile write cycle to write a new bit of the 8 bit

authentication attempts counter to "0". In order to complete the authentication protocol, the device requires the host to perform an ACK polling sequence with the specific device address of \$B7, corresponding to the Verify Authentication command.

Verify Authentication



Note: Q1: Host challenge, 8 bytes.


If Q_1 is equal to C_{i+1} , then the device writes C_{i+2} in memory in place of C_i ; this must be preceded by the Initialize Authentication command. Once the sequence is completed and a stop condition is issued, there is a nonvolatile write cycle to update the associated Attempts Counter. In order to know whether or not the authentication was correct, the device requires the host to perform an

ACK polling sequence with the specific device address of \$B5 to read the Authentication Attempts Counter in the configuration zone. A valid Authentication will result in the AAC cleared to \$FF. An invalid Authentication attempt will initiate a nonvolatile write cycle, but no clear operation will be performed on the AAC.


Packaging

Name	Description	ISO Module Contact	Standard Package Pin
VCC	Supply Voltage	C1	8
GND	Ground	C5	1
SCL	Serial Clock Input	C3	6
SDA	Serial Data Input/Output	C7	3
RST	Reset Input	C2	7

Card Module Contact



8-pin SOIC, PDIP, EIAJ or LAP



Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition timing diagram).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the device in a standby power mode (refer to Start and Stop Definition timing diagram).


ACKNOWLEDGE: All addresses and data are serially transmitted to and from the device in 8-bit words. The device sends a zero to acknowledge that it has received

each byte. This happens during the ninth clock cycle. During Read operations, the host must pull the SDA line low during the ninth clock cycle to acknowledge that it has received the data byte. Failure to transmit this ACK bit will terminate the Read operation.

STANDBY MODE: The AT88SC1608 features a low power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.


ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the device inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address representative of the operation desired. Only if the internal write cycle has completed will the device respond with a zero, allowing the sequence to continue.

Start and Stop Definition




Note: The SCL input should be LOW when the device is idle. Therefore, SCL is LOW before a start condition and after a stop condition.

Data Validity



Output Acknowledge



Absolute Maximum Ratings*

Operating Temperature	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-0.7V to $V_{CC} + 0.7V$
Maximum Operating Voltage	6.25V
DC Output Current	5.0 mA

*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
DC Characteristics

DC Characteristics

Applicable over recommended operating range from: $V_{CC} = +2.7V$ to $5.5V$, $T_{AC} = 0^{\circ}C$ to $+70^{\circ}C$. (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Typ	Max	Units
$V_{CC}^{(1)}$	Supply Voltage		2.7		5.5	V
I_{CC}	Supply Current $V_{CC} = 5.0V$	READ at 1MHz			5.0	mA
I_{CC}	Supply Current $V_{CC} = 5.0V$	WRITE at 1MHz			5.0	mA
$I_{SB1}^{(1)}$	Standby Current $V_{CC} = 2.7V$	$V_{IN} = V_{CC}$ or GND			1.0	μA
I_{SB2}	Standby Current $V_{CC} = 5.0V$	$V_{IN} = V_{CC}$ or GND			5.0	μA
I_{LI}	Input Leakage Current	$V_{IN} = V_{CC}$ or GND			1.0	μA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND			1.0	μA
V_{IL}	Input Low Level ⁽²⁾		-0.3		$V_{CC} \times 0.3$	V
V_{IH}	Input High Level ⁽²⁾		$V_{CC} \times 0.7$		$V_{CC} + 0.5$	V
V_{OL2}	Output Low Level $V_{CC} = 2.7V$	$I_{OL} = 2.1$ mA			0.4	V

Notes: 1. This parameter is preliminary and Atmel may change the specifications upon further characterization.
2. V_{IL} min and V_{IH} max are reference only and are not tested.

Power Management

If V_{CC} falls below 1.9V, the chip stops working until it rises above 2.7V.

AC Characteristics

Applicable over recommended operating range from $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +2.7\text{V}$ to $+5.5\text{V}$, $CL = 1$ TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	5.0-volt		Units
		Min	Max	
f_{SCL}	Clock Frequency, SCL		1.0	MHz
t_{LOW}	Clock Pulse Width Low	400		ns
t_{HIGH}	Clock Pulse Width High	400		ns
t_{AA}	Clock Low to Data Out Valid		35	ns
$t_{HD,STA}$	Start Hold Time	200		ns
$t_{SU,STA}$	Start Set-up Time	200		ns
$t_{HD,DAT}$	Data In Hold Time	10		ns
$t_{SU,DAT}$	Data In Set-up Time	100		ns
t_R	Inputs Rise Time ⁽¹⁾		100	ns
t_F	Inputs Fall Time ⁽¹⁾		30	ns
$t_{SU,STO}$	Stop Set-up Time	200		ns
t_{DH}	Data Out Hold Time	20		ns
t_{WR}	Write Cycle Time		10	ms
t_{RST}	Reset Width High	600		ns
$t_{SU,RST}$	Reset Set-up Time	50		ns
$t_{HD,RST}$	Reset Hold Time	50		ns

Note: This parameter is characterized and is not 100% tested.


Pin Capacitance

Applicable over recommended operating conditions $T_A = 25^\circ\text{C}$, $f = 1.0$ MHz, $V_{CC} = +2.7\text{V}$.


Symbol	Test Condition	Max	Units	Conditions
$C_{I/O}$	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0\text{V}$
C_{IN}	Input Capacitance (RST, SCL)	6	pF	$V_{IN} = 0\text{V}$

Note: This parameter is characterized and is not 100% tested.


Bus Timing SCL: Serial Clock SDA: Serial Data I/O



Synchronous Answer-to-Reset Timing



Write Cycle Timing SCL: Serial Clock SDA: Serial Data I/O



Note: The write cycle Time t_{WR} is the time from valid stop condition of a write sequence to the end of the internal clear/write cycle.

Ordering Information


Ordering Code ⁽¹⁾	Package ⁽²⁾	Voltage Range	Temperature Range
AT88SC1608 - 09AT - xx - 2.7 AT88SC1608 - 09BT - xx - 2.7 AT88SC1608 - 09CT - xx - 2.7 AT88SC1608 - 09DT - xx - 2.7 AT88SC1608 - 09LT - xx - 2.7 AT88SC1608 - 10WC - xx - 2.7 AT88SC1608 - 10PC - xx - 2.7 AT88SC1608 - 10CC - xx - 2.7	M2 - A Module M2 - B Module M4 - C Module M4 - D Module M2 - L Module 8S2 8P3 8C	2.7V to 3.3V	Commercial 0°C to 70°C
AT88SC1608 - 09AT - xx AT88SC1608 - 09BT - xx AT88SC1608 - 09CT - xx AT88SC1608 - 09DT - xx AT88SC1608 - 09LT - xx AT88SC1608 - 10WC - xx AT88SC1608 - 10PC - xx AT88SC1608 - 10CC - xx	M2 - A Module M2 - B Module M4 - C Module M4 - D Module M2 - L Module 8S2 8P3 8C	4.5V to 5.5V	Commercial 0°C to 70°C

Package Type ⁽²⁾	
M2 - A Module	M2 ISO 7816 Smart Card Module
M2 - B Module	M2 ISO 7816 Smart Card Module with Atmel Logo
M4 - C Module	M4 ISO 7816 Smart Card Module
M4 - D Module	M4 ISO 7816 Smart Card Module with Atmel Logo
M2 - L Module	M2 ISO 7816 Smart Card Module
8S2	8-Lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC)
8P3	8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8C	8-Lead, 0.230" Wide, Leadless Array Package (LAP)

Notes: 1. "xx" must be replaced by a security code. Contact an Atmel Sales Office for the security code.
2. Formal drawings may be obtained from an Atmel Sales Office.


Smart Card Modules

M2 - A Module - Ordering Code: 09AT




Module Size: M2
 Dimension⁽¹⁾: 12.6 x 11.4 mm
 Glob Top: Black, Square: 8.6 x 8.6 mm
 Thickness: 0.58 mm max.
 Pitch: 14.25 mm

M2 - B Module - Ordering Code: 09BT




Module Size: M2
 Dimension⁽¹⁾: 12.6 x 11.4 mm
 Glob Top: Black, Square: 8.6 x 8.6 mm
 Thickness: 0.58 mm max.
 Pitch: 14.25 mm

M4 - C Module - Ordering Code: 09CT




Module Size: M4
 Dimension⁽¹⁾: 12.6 x 12.6 mm
 Glob Top: Black, Square: 8.6 x 8.6 mm
 Thickness: 0.58 mm
 Pitch: 14.25 mm

M4 - D Module - Ordering Code: 09DT



Module Size: M4
 Dimension⁽¹⁾: 12.6 x 12.6 mm
 Glob Top: Black, Square: 8.6 x 8.6 mm
 Thickness: 0.58 mm max.
 Pitch: 14.25 mm

M2 - L Module - Ordering Code: 09LT




Module Size: M2
 Dimension⁽¹⁾: 12.6 x 11.4 mm
 Glob Top: Black, Square: 8.6 x 8.6 mm max.
 Thickness: 0.58 mm max.
 Pitch: 14.25 mm


Note: 1. The module dimensions listed refer to the dimensions of the exposed metal contact area. The actual dimensions of the module after excise or punching from the carrier tape are generally 0.4 mm greater in both directions (i.e. a punched M2 module will yield 13.0 x 11.8 mm).

Packaging Information


8S1, 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
Dimensions in Inches and (Millimeters)



8S2, 8-lead, 0.210" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)
Dimensions in Inches and (Millimeters)



8P3, 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
Dimensions in Inches and (Millimeters)



8C, 8-lead, 0.300" Wide, Leadless Array Package (LAP)
Dimensions in Inches and (Millimeters)

