

Dual Wideband, Current Feedback OPERATIONAL AMPLIFIER With Disable

FEATURES

- FLEXIBLE SUPPLY RANGE: +5V to +12V
- WIDEBAND +5V OPERATION: 230MHz (G = +2)
- UNITY GAIN STABLE: 400MHz (G = 1)
- HIGH OUTPUT CURRENT: 190mA
- OUTPUT VOLTAGE SWING: $\pm 4.0V$
- HIGH SLEW RATE: 2100V/ μs
- LOW SUPPLY CURRENT: 5.1mA/ch
- LOW DISABLED CURRENT: 100 μA /ch

APPLICATIONS

- xDSL LINE DRIVER / RECEIVER
- MATCHED I/Q CHANNEL AMPLIFIER
- BROADBAND VIDEO BUFFERS
- HIGH SPEED IMAGING CHANNELS
- PORTABLE INSTRUMENTS
- DIFFERENTIAL ADC DRIVERS
- ACTIVE FILTERS
- WIDEBAND INVERTING SUMMING


DESCRIPTION

The OPA2691 sets a new level of performance for broadband dual current feedback op amps. Operating on a very low 5.1mA/ch supply current, the OPA2691 offers a slew rate and output power normally associated with a much higher supply current. A new output stage architecture delivers a high output current with minimal voltage headroom and crossover distortion. This gives exceptional single-supply operation. Using a single +5V supply, the OPA2691 can deliver a 1V to 4V output swing with over 120mA drive current and 150MHz bandwidth. This combination of features makes the OPA2691 an ideal RGB line driver or single supply Analog-to-Digital Converter (ADC) input driver.

The OPA2691's low 5.1mA/ch supply current is precisely trimmed at 25°C. This trim, along with low drift over temperature, ensures lower maximum supply current than competing products. System power may be further reduced by using the optional disable control pin (SO-14 only). Leaving this disable pin open, or holding it HIGH, gives normal operation. If pulled LOW, the OPA2691 supply current drops to less than 150 μA /ch while the output goes into a high impedance state. This feature may be used for power savings.

OPA2691 RELATED PRODUCTS

	SINGLES	DUALS	TRIPLES
Voltage Feedback	OPA690	OPA2690	OPA3690
Current Feedback	OPA691	OPA2681	OPA3691
Fixed Gain	OPA692	OPA2682	OPA3692



Single Supply ADSL Upstream Driver



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA2691ID "	SO-8 "	D "	-40°C to +85°C "	OPA2691I "	OPA2691ID OPA2691IDR	Rails, 100 Tape and Reel, 2500
OPA2691I-14D "	SO-14 "	D "	-40°C to +85°C "	OPA2691I "	OPA2691I-14D OPA2691I-14DR	Rails, 58 Tape and Reel, 2500

NOTES: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Power Supply	±6.5VDC
Internal Power Dissipation ⁽¹⁾	See Thermal Information
Differential Input Voltage	±1.2V
Input Voltage Range	±V _S
Storage Temperature Range: ID, I-14D	-40°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Junction Temperature (T _J)	+175°C


NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. (2) Packages must be derated based on specified θ_{JA} . Maximum T_J must be observed.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN CONFIGURATIONS



SPECIFICATIONS: $V_S = \pm 5V$

$R_F = 402\Omega$, $R_L = 100\Omega$, and $G = +2$, (see Figure 1 for AC performance only), unless otherwise noted.

PARAMETER	CONDITIONS	OPA2691D, I-14D						TEST LEVEL ⁽¹⁾
		TYP	MIN/MAX OVER TEMPERATURE				MIN/MAX	
		+25°C	+25°C ⁽²⁾	0°C to 70°C ⁽³⁾	-40°C to +85°C ⁽³⁾	UNITS		
AC PERFORMANCE (see Figure 1)								
Small-Signal Bandwidth ($V_O = 0.5V_{p-p}$)	$G = +1, R_F = 453\Omega$	400				MHz	typ	C
	$G = +2, R_F = 402\Omega$	350				MHz	typ	C
	$G = +5, R_F = 261\Omega$	320				MHz	typ	C
	$G = +10, R_F = 180\Omega$	200				MHz	typ	C
Bandwidth for 0.1dB Gain Flatness	$G = +2, V_O = 0.5V_{p-p}$	35				MHz	typ	C
Peaking at a Gain of +1	$R_F = 453, V_O = 0.5V_{p-p}$	1				dB	typ	C
Large-Signal Bandwidth	$G = +2, V_O = 5V_{p-p}$	300				MHz	typ	C
Slew Rate	$G = +2, 4V$ Step	2100				V/ μs	typ	C
Rise-and-Fall Time	$G = +2, V_O = 0.5V$ Step	1.7				ns	typ	C
	$G = +2, 5V$ Step	2.0				ns	typ	C
Settling Time to 0.02%	$G = +2, V_O = 2V$ Step	14				ns	typ	C
0.1%	$G = +2, V_O = 2V$ Step	10				ns	typ	C
Harmonic Distortion	$G = +2, f = 5MHz, V_O = 2V_{p-p}$							
2nd Harmonic	$R_L = 100\Omega$	-71				dBc	typ	C
	$R_L \geq 500\Omega$	-80				dBc	typ	C
3rd Harmonic	$R_L = 100\Omega$	-76				dBc	typ	C
	$R_L \geq 500\Omega$	-92				dBc	typ	C
Input Voltage Noise	$f > 1MHz$	2.5				nV/ \sqrt{Hz}	typ	C
Noninverting Input Current Noise	$f > 1MHz$	12				pA/ \sqrt{Hz}	typ	C
Inverting Input Current Noise	$f > 1MHz$	15				pA/ \sqrt{Hz}	typ	C
Differential Gain	$G = +2, NTSC, V_O = 1.4V_{p-p}, R_L = 150\Omega$	0.001				%	typ	C
	$R_L = 37.5\Omega$	0.008				%	typ	C
Differential Phase	$G = +2, NTSC, V_O = 1.4V_{p-p}, R_L = 150\Omega$	0.01				deg	typ	C
	$R_L = 37.5\Omega$	0.05				deg	typ	C
Channel-to-Channel Crosstalk	$f = 5MHz$	-70				dBc	typ	C
DC PERFORMANCE⁽⁴⁾								
Open-Loop Transimpedance Gain (Z_{OL})	$V_O = 0V, R_L = 100\Omega$	225	125	110	100	k Ω	min	A
Input Offset Voltage	$V_{CM} = 0V$	± 0.8	± 3	± 3.7	± 4.3	mV	max	A
Average Offset Voltage Drift	$V_{CM} = 0V$			± 12	± 20	$\mu V/^\circ C$	max	B
Noninverting Input Bias Current	$V_{CM} = 0V$	+15	+35	± 43	± 45	μA	max	A
Average Noninverting Input Bias Current Drift	$V_{CM} = 0V$			-300	-300	nA/ $^\circ C$	max	B
Inverting Input Bias Current	$V_{CM} = 0V$	± 5	± 25	± 30	± 40	μA	max	A
Average Inverting Input Bias Current Drift	$V_{CM} = 0V$			± 90	± 200	nA/ $^\circ C$	max	B
INPUT								
Common-Mode Input Range (CMIR) ⁽⁵⁾		± 3.5	± 3.4	± 3.3	± 3.2	V	min	A
Common-Mode Rejection (CMRR)	$V_{CM} = 0V$	56	52	51	50	dB	min	A
Noninverting Input Impedance		100 2				k Ω pF	typ	C
Inverting Input Resistance (R_i)	Open-Loop	37				Ω	typ	C
OUTPUT								
Voltage Output Swing	No Load	± 4.0	± 3.8	± 3.7	± 3.6	V	min	A
	100 Ω Load	± 3.9	± 3.7	± 3.6	± 3.3	V	min	A
Current Output, Sourcing	$V_O = 0$	+190	+160	+140	+100	mA	min	A
Current Output, Sinking	$V_O = 0$	-190	-160	-140	-100	mA	min	A
Short-Circuit Current		± 250				mA	typ	C
Closed-Loop Output Impedance	$G = +2, f = 100kHz$	0.03				Ω	typ	C
DISABLE (Disabled LOW) (SO-14 only)								
Power-Down Supply Current ($+V_S$)	$V_{DIS} = 0$, Both Channels	-300	-600	-700	-800	μA	max	A
Disable Time		100				ns	typ	C
Enable Time		25				ns	typ	C
Off Isolation	$G = +2, 5MHz$	70				dB	typ	C
Output Capacitance in Disable		4				pF	typ	C
Turn On Glitch	$G = +2, R_L = 150\Omega, V_{IN} = 0$	± 50				mV	typ	C
Turn Off Glitch	$G = +2, R_L = 150\Omega, V_{IN} = 0$	± 20				mV	typ	C
Enable Voltage		3.3	3.5	3.6	3.7	V	min	A
Disable Voltage		1.8	1.7	1.6	1.5	V	max	A
Control Pin Input Bias Current (\overline{DIS})	$V_{DIS} = 0$, Each Channel	75	130	150	160	μA	max	A
POWER SUPPLY								
Specified Operating Voltage		± 5				V	typ	C
Maximum Operating Voltage Range			± 6	± 6	± 6	V	max	A
Max Quiescent Current	$V_S = \pm 5V$	10.2	10.6	11.2	11.5	mA	max	A
Min Quiescent Current	$V_S = \pm 5V$	10.2	9.8	9.2	8.9	mA	min	A
Power-Supply Rejection Ratio (-PSRR)	Input Referred	58	52	50	49	dB	min	A
TEMPERATURE RANGE								
Specification: D, 14D		-40 to +85				$^\circ C$	typ	C
Thermal Resistance, θ_{JA}	Junction-to-Ambient							
ID SO-8		125				$^\circ C/W$	typ	C
14D SO-14		100				$^\circ C/W$	typ	C

NOTES: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (2) Junction temperature = ambient for 25°C specifications. (3) Junction temperature = ambient at low temperature limit; junction temperature = ambient +15°C at high temperature limit for over temperature specifications. (4) Current is considered positive out of node. V_{CM} is the input common-mode voltage. (5) Tested < 3dB below minimum specified CMRR at \pm CMIR limits.

SPECIFICATIONS: $V_S = +5V$

$R_F = 499\Omega$, $R_L = 100\Omega$ to $V_S/2$, $G = +2$, (see Figure 2 for AC performance only), unless otherwise noted.


PARAMETER	CONDITIONS	OPA2691ID, I-14D					TEST LEVEL ⁽¹⁾	
		TYP	MIN/MAX OVER TEMPERATURE					
		+25°C	+25°C ⁽²⁾	0°C to 70°C ⁽³⁾	-40°C to +85°C ⁽³⁾	UNITS		MIN/MAX
AC PERFORMANCE (see Figure 2)								
Small-Signal Bandwidth ($V_O = 0.5V_{p-p}$)	$G = +1$, $R_F = 649\Omega$	250				MHz	typ	C
	$G = +2$, $R_F = 499\Omega$	230				MHz	typ	C
	$G = +5$, $R_F = 360\Omega$	215				MHz	typ	C
	$G = +10$, $R_F = 200\Omega$	171				MHz	typ	C
Bandwidth for 0.1dB Gain Flatness	$G = +2$, $V_O < 0.5V_{p-p}$	35				MHz	typ	C
Peaking at a Gain of +1	$R_F = 649\Omega$, $V_O < 0.5V_{p-p}$	0.4				dB	typ	C
Large-Signal Bandwidth	$G = +2$, $V_O = 2V_{p-p}$	300				MHz	typ	C
Slew Rate	$G = +2$, 2V Step	850				V/ μ s	typ	C
Rise-and-Fall Time	$G = +2$, $V_O = 0.5V$ Step	1.5				ns	typ	C
	$G = +2$, $V_O = 2V$ Step	2.0				ns	typ	C
Settling Time to 0.02%	$G = +2$, $V_O = 2V$ Step	16				ns	typ	C
0.1%	$G = +2$, $V_O = 2V$ Step	12				ns	typ	C
Harmonic Distortion	$G = +2$, $f = 5MHz$, $V_O = 2V_{p-p}$							
2nd Harmonic	$R_L = 100\Omega$ to $V_S/2$	-68				dBc	typ	C
	$R_L \geq 500\Omega$ to $V_S/2$	-75				dBc	typ	C
3rd Harmonic	$R_L = 100\Omega$ to $V_S/2$	-71				dBc	typ	C
	$R_L \geq 500\Omega$ to $V_S/2$	-79				dBc	typ	C
Input Voltage Noise	$f > 1MHz$	2.2				nV/ \sqrt{Hz}	typ	C
Noninverting Input Current Noise	$f > 1MHz$	12				pA/ \sqrt{Hz}	typ	C
Inverting Input Current Noise	$f > 1MHz$	15				pA/ \sqrt{Hz}	typ	C
DC PERFORMANCE⁽⁴⁾								
Open-Loop Transimpedance Gain (Z_{OL})	$V_O = V_S/2$, $R_L = 100\Omega$ to $V_S/2$	200	100	90	80	k Ω	min	A
Input Offset Voltage	$V_{CM} = 2.5V$	± 0.8	± 3.5	± 4.1	± 4.8	mV	max	A
Average Offset Voltage Drift	$V_{CM} = 2.5V$			± 12	± 20	$\mu V/^\circ C$	max	B
Noninverting Input Bias Current	$V_{CM} = 2.5V$	+20	+40	± 48	± 56	μA	max	A
Average Noninverting Input Bias Current Drift	$V_{CM} = 2.5V$			-250	-250	nA/ $^\circ C$	max	B
Inverting Input Bias Current	$V_{CM} = 2.5V$	± 5	± 20	± 25	± 35	μA	max	A
Average Inverting Input Bias Current Drift	$V_{CM} = 2.5V$			± 112	± 200	nA/ $^\circ C$	max	B
INPUT								
Least Positive Input Voltage ⁽⁵⁾		1.5	1.6	1.7	1.8	V	max	A
Most Positive Input Voltage ⁽⁵⁾		3.5	3.4	3.3	3.2	V	min	A
Common-Mode Rejection (CMRR)	$V_{CM} = 2.5V$	54	50	49	48	dB	min	A
Noninverting Input Impedance		100 2				k Ω pF	typ	C
Inverting Input Resistance (R_I)	Open-Loop	40				Ω	typ	C
OUTPUT								
Most Positive Output Voltage	No Load	4	3.8	3.7	3.5	V	min	A
	$R_L = 100\Omega$, 2.5V	3.9	3.7	3.6	3.4	V	min	A
Least Positive Output Voltage	No Load	1	1.2	1.3	1.5	V	max	A
	$R_L = 100\Omega$, 2.5V	1.1	1.3	1.4	1.6	V	max	A
Current Output, Sourcing	$V_O = V_S/2$	+160	+120	+100	+80	mA	min	A
Current Output, Sinking	$V_O = V_S/2$	-160	-120	-100	-80	mA	min	A
Closed-Loop Output Impedance	$G = +2$, $f = 100kHz$	0.03				Ω	typ	C
DISABLE (Disable LOW) (SO-14 only)								
Power-Down Supply Current ($+V_S$)	$V_{DIS} = 0$, Both Channels	-300	-600	-700	-800	μA	max	A
Disable Time		100				ns	typ	C
Enable Time		25				ns	typ	C
Off Isolation	$G = +2$, 5MHz	65				dB	typ	C
Output Capacitance in Disable		4				pF	typ	C
Turn On Glitch	$G = +2$, $R_L = 150\Omega$, $V_{IN} = V_S/2$	± 50				mV	typ	C
Turn Off Glitch	$G = +2$, $R_L = 150\Omega$, $V_{IN} = V_S/2$	± 20				mV	typ	C
Enable Voltage		3.3	3.5	3.6	3.7	V	min	A
Disable Voltage		1.8	1.7	1.6	1.5	V	max	A
Control Pin Input Bias Current (\overline{DIS})	$V_{DIS} = 0$, Each Channel	75	130	150	160	μA	typ	C
POWER SUPPLY								
Specified Single-Supply Operating Voltage		5				V	typ	C
Maximum Single-Supply Operating Voltage			12	12	12	V	max	A
Max Quiescent Current	$V_S = +5V$	9	9.6	10	10.4	mA	max	A
Min Quiescent Current	$V_S = +5V$	9	8.2	8.0	7.8	mA	min	A
Power-Supply Rejection Ratio (+PSRR)	Input Referred	55				dB	typ	C
TEMPERATURE RANGE								
Specification: D, 14D		-40 to +85				$^\circ C$	typ	C
Thermal Resistance, θ_{JA}								
D SO-8		125				$^\circ C/W$	typ	C
14D SO-14		100				$^\circ C/W$	typ	C

NOTES: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (2) Junction temperature = ambient for 25°C specifications. (3) Junction temperature = ambient at low temperature limit; junction temperature = ambient +15°C at high temperature limit for over temperature specifications. (4) Current is considered positive out of node. V_{CM} is the input common-mode voltage. (5) Tested < 3dB below minimum specified CMRR at \pm CMIR limits.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-012

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265