

Features

- Single 5V power supply
- Low standby and operating power
 - Standby: 5µW (Typ.)
 - Operating: 400mW (Typ.)
- 70ns (Max.) high speed access time
- Neither external clock nor refreshing required
- Power down by pln CS
- TTL compatible interface levels
- Pin compatible with standard 2Kx8 bits of EPROM/MASK ROM
- Three-state output pins
- Memory expansion by pin OE

Applications


Small-capacity memory units

General Description


The HT6116-70 is a 16384-bit static random access memory. It is organized with 2048 words of 8 bits in length, and operates with a single 5V power supply. The IC is built with a high performance CMOS 0.8µm process in order to obtain a low standby current and high reliability. The IC contains six-translator full CMOS mem-

ory cells and TTL compatible inputs and outputs, which are easily interface with common system bus structures. The Data bus of the HT6116-70 is designed as a three-state type The IC is in the standby mode if the $\overline{\text{CS}}$ pin is set to "high". The chip is packaged as a standard 24-pin DIP/SDIP/SOP.

Pin Assignment



Block Diagram



ì

3rd July '98

P. 8



Pin Description

Pin No.	Pin Name	I/O	Description	
8~1, 23, 22, 19	A0-A7 A8, A9, A10	I	Address inputs	
9-11 13-17	D0~D2 D3~D7	NO	Data inputs and outputs	
12	VSS	I	Negative power supply, usually connected to the ground	
18	<u>cs</u>	I	Chip select signal pin When this signal is high, the chip is in the standby mode. The chip is in the active mode, if \overline{CS} is low.	
20	ŌE	I	Output enable signal pin	
21	WE	I	Write enable signal pin	
24	VDD	1	Positive power supply	

Absolute Maximum Rating

Supply Voltage0.3V to 5.5V	Storage Temperature50°C to 125°C
Input Voltage Vss-0.3V to Vpp+0.3V	Operating Temperature20°C to 70°C

D.C. Characteristics

(Ta=25°C)

			Test Condition	1./:	T	Mor	**
Symbol	Parameter	V _{DD} Condition		Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	~		4.5	5.0	5.5	V
JLI	Input Leakage Current	5V	VIN=0 to VDD		0.1	10	μА
llo	Output Leakage Current	5V	Vo=0 ts VDD		0.1	10	μA
IDD	Operating Current	5V	V _{IH} =2.2V, V _{IL} =0.8V In write mode, twc=1µs.	-	45	90	mА
		5V	V _{IH} =2.2V, V _H =0.8V In read mode, t _{RC} =1µs.	-	80	90	mA
ISTB Standby Current		5V	V _{II} =2.2V, V _{IL} =0.8V (TTL Input)	_	0.8	1.5	mA
	Standby Current	5V	V _{IH} =4.8V, V _{IL} =0.2V (CMOS Input)		0.1	3	μA
Vлн		5V		2.2	2	5.3	V
Vil.	Input Voltage 50			-0.3	0.2	0.8	V
Іон	Output Source Current	5V	V _{OH} =4.5V	-1.2	-6.2	_	mA
IoL	Output Sink Current	5V	Vol=0.5V	4.8	14.5	_	mΑ



AC Test Condition and Load

Item	Condition		
Input pulse high level	V _{IH} =3V		
Input pulse low level	Vπ,=0V	······································	
Input and output reference level	1.5V	7	
Output load	See Figure 1	 	




Figure 1 Loading Diagram

AC Electrical Characteristics

Read cycle

(VDD=5V±10%, GND=0V. Ta=0° to 70°C)

Symbol	Parameter	Min.	Тур.	Max.	Unit
trc	Read Cycle Time	70	36		ns
t _{AA}	Address Access Time		35	· 70	ns
TACS	Chip Select Access Time	_ \	35	70	ns
toe	Output Enable to Output Valid	_	12.	40	nş
toH	Output Hold from Address Change	10	12		ns
tclz	Chip Enable to Output in Low-Z	10		_	ns
tol2	Output Enable to Output in Low-Z	10		_	ns
tohz	Output Disable to Output in High-Z	0		30	ns
tchz	Chip Disable to Output in High-Z	0		30	ns



Write cycle

(VDD=5V±10%, GND=0V, Ta=0° to 70°C))

Symbol	Parameter	Min.	Тур.	Max.	Unit
twc	Write Cycle Time	70	36		ns
tow	Data Set up Time	20	18	_	ns
LDH	Data Hold Time from Write Time	5-	0		ns.
taw	Address Valid to End of Write	50	15		ns
tas:	Address Setup Time	20	14		ns
twp	Write Pulse Width	25	0	_	ns
twr	Write Recovery Time	5			ns
t¢w	Chip Selection to End of Write	35	_	_	rıs
tow	Output Active from End of Write	5	_	-	ns
tonz	Output Disable to Output in High-Z	0		40	ns
twnz	Write to Output in High-Z	0	_	50	ns

Function Description

The HT6116-70 is a 2Kx8 bit SRAM. When the CS pin of the chip is set to "low", data can be written in or read from eight data pins; otherwise, the chip is in the standby mode. During a write cycle, the data pins are defined as the input state by setting the WE pin to low. Data should be ready before the rising edge of the \overline{WE} pin according to the timing of the writing cycle. While in the read cycle, the WE pin is set to high and the OE pin is set to low to define the data pins as the output state. All data pins are defined as a three-state type, controlled by the \overline{OE} pin. In both cycles (namely, write and read cycles), the locations are defined by the address pins A0~A10. The following table illustrates the relations of WE, OE, CS and their corresponding mode.


<u>cs</u>	ŌE	WE	Mode	D0~D7
Н	х	X	Stand-by	High-Z
L	L	Н	Read	Dout
L	Н	Н		High-Z
L	Х	L	Write	Din

where. X stands for "don't care". H stands for high level L stands for low level.




Timing Diagrams


Read cycle (1)



Read cycle (1, 2, 4)



Read cycle (1, 3, 4)




Notes:

- (1) WE is high during the Read cycle
- (2) Device is continuously enabled, $\overline{\text{CS}}=V_{\text{IL}}$
- (3) Address is valid prior to or coincident with the $\overline{\text{CS}}$ transition low.
- (4) OE=V_{IL}
- (5) Transition is measured±500mV from the steady state.


5




Write cycle 1 (1)



P. 3



Write cycle 2 (1, 6)



Notes: (1) WE must be high during all address transitions.

- (2) A write occurs during the overlap (twp) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
- (3) two is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of the write cycle.
- (4) During this period, I/O pins are in the output state, so the input signals of the opposite phase to the outputs must not be applied.

6