HM63021 Series

2048-Word x 8-Bit Line Memory

■ DESCRIPTION

HM63021 is a 2048-word x 8-bit static Serial Access Memory (SAM) with separate data inputs and outputs. Since it has an internal address counter, no external address signal is required and internal addresses are scanned serially. Using five different address scan modes, it is applicable to FIFO memories, double-speed conversions, 1H delay lines and 1H/2H delay lines for digital TV signals. Its minimum cycle times are 28 ns and 34 ns each corresponding to 8 fsc of PAL TV signals and NTSC TV signals. All intputs and outputs are TTL-compatible. This device is packaged in a 300 mil dual-in-line plastic package.

FEATURES

- Five Modes for Various Applications
- Corresponds to Digital TV System with 4 fsc Sampling (PAL, NTSC)
- Decoder Signal Output Pin; Fewer External Circuits
- Asynchronous Read/Write Operation; Separate Address Counter for Read/Write No Address Input Required
- · Completely Static Memory; No Refresh Required
- 8-bit SAM with Separate I/O
- Single 5V Supply
- TTL Compatible

HM63021 Series (DP-28N)

■ ORDERING INFORMATION

Part No.	Access Time	Package
HM63021P-28 HM63021P-34 HM63021P-45	34 ns	300 mil 28-pin Plastic DIP (DP-28N)

PIN OUT

D 1	H/2H	TBC	DSC	TBCE			Modes		TBCE	DSC	TBC	1H/2H	D
		~		MODE1	L		\checkmark	28	Vcc				
	CLK			RCLK	2	Read Con	trol	27	MODE2				
	RES			RRES	3			26	MODE3		RDEC	DEC2	
				Din0	▮		7	25	ŌĒ				
				Din1	5			24	Dout0				
				Din2	<u></u>			23	Dout1				
				Din3	7	Input		22	Dout2				
				Din4		Ē	ă	21	Dout3				
				Din5	🗟		Output	20	Dout4				
				Din6	10			20 19	Dout5				
				Din7				18 17	Dout6				
				WE	12		7	17	Dout?				
DEC1		WDEC		High2	13		Write	16	WRES			DS	DEC3
			•	Vss	Ī	\Box	Control	15	WCLK			WT	DEC4
					_			Г					
						(To	p View)	-					



■ PIN DESCRIPTION

Pin No.	Pin Name	Function		
1	MODE1	Mode Input 1 (All Modes)		
1	RCLK/CLK	Read Clock Input (TBCE, DSC, TBC) Clock Input (1H/2H, D)		
3	RRES/RES	Read Reset Input (TBCE, DSC, TBC) Reset Input (1H/2H, D)		
4-11	D_{in0} – D_{in7}	Data Input (All Modes)		
12	WE	Write Enable Input (All Modes)		
13	High Z/WDEC/DECI	High Impedance (TBCE, DSC) Write Decode Pulse Output (TBC) Decode Pulse Output 1 (1H/2H, D)		
14	V _{SS}	Ground (All Modes)		
15	WCLK/WT/DEC4	Write Clock Input (TBCE, DSC, TBC) Write Timing Input (1H/2H) Decode Pulse Output 4 (D)		
16	WRES/DS/DEC3	Write Reset Input (TBCE, DSC, TBC) Delay Select Input (1H/2H) Decode Pulse Output 3 (D)		
17-24	D _{out0} -D _{out7}	Data Outputs (All Modes)		
25	ŌĒ	Output Enable Input (All Modes)		
26	MODE3/RDEC/DEC2	Mode Input 3 (TBCE) Read Decode Pulse Output (TBC) Decode Pulse Output 2 (1H/2H, D)		
27	MODE2	Mode Input 2 (All Modes)		
28	v _{cc}	Power Supply (+ 5V) (All Modes)		

■ MODE TABLE

	Mode Signals		Mode	Application Example	Note
MODE1	MODE2	MODE3	1	i i i i i i i i i i i i i i i i i i i	
Н	Н	н	Time Base Compression/Expansion (TBCE)	Picture in Picture	
Н	н	L	Double Speed Conversion (DSC)	Non Interface	
Н	L	_	Time Base Correction (TBC)	Time Base Corrector	1
L	Н	_	1H/2H Delay (1H/2H)	Vertical Filter	1
L	L	_	Delay Line (D)	Delay Line	1

Note: 1. Decoder Output Signal (RDEC, DEC2).

■ ABSOLUTE MAXIMUM RATINGS


Parameter	Symbol	Value	Unit	Notes
Voltage on Any Pin Relative to V _{SS}	v _T	-0.5 to +7.0	v	1
Power Dissipation	P _T	1.0	W	
Operating Temperature	Topr	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	
Storage Temperature Under Bias	T _{bias}	- 10 to + 85	°C	

Note: 1. -3.5V for pulse width ≤ 10 ns.



948

■ BLOCK DIAGRAM



■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v _{cc}	4.5	5.0	5.5	v	
	V _{SS}	0	0	0	v	
	V _{IH}	2.4		6.0	v	
Input Voltage	v_{IL}	- 0.5		0.8	v	1

Note: 1. -3.0V for pulse width ≤ 10 ns.



• DC and Operating Characteristics ($T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	Min	Тур	Max	Unit	Test Condition	Note
Input Leakage Current	I _{LI}	_	_	10	μΑ	$V_{CC} = 5.5V$ $V_{in} = V_{SS} \text{ to } V_{CC}$	
Output Leakage Current	I _{LO}		_	10	μΑ	$ \overline{OE} = V_{IH} V_{out} = V_{SS} \text{ to } V_{CC} $	
Operating Power Supply Current	I _{CC}	_	50	90	mA	Min. Cycle, I _{out} = 0 mA	1
	V _{OL}		_	0.4	v	I _{OL} = 8 mA, D _{out0} to D _{out7} DEC Output Pin	2
Output Voltage	v _{oh}	2.4	_	T -	v	$I_{OH} = -4 \text{ mA}, D_{out0} \text{ to } D_{out7} \text{ Pin}$	
	OH	2.4	_	_	v	$I_{OH} = -1 \text{ mA}, \overline{DEC} \text{ Output Pin}$	

Notes: 1. Typical values are at $V_{CC}=5V$, $T_A=25^{\circ}C$ and for reference only. 2. $I_{OL}=6$ mA for 45 ns version.

• Capacitance (T_A = 25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions	Note
Input Capacitance	C _{in}	_	_	6	pF	$V_{in} = 0V$	
Output Capacitance	C _{out}	_		9	pF	$V_{out} = 0V$	2

Notes: 1. This parameter is sampled and not 100% tested.

2. 13, 15-24, 26 pin.


• AC Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0$ to $+70^{\circ}$ C, unless otherwise noted.)


AC Test Conditions

950

Input and Output Timing Reference Levels: 1.5V

Input Pulse Levels: VSS to 3V Input Rise and Fall Times: 5 ns





(2) HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Read Cycle

			HM63	021-28	HM63	021-34	HM630	021-45	Unit
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Cint
Read Cycle Time		tRC	28		34		45	<u> </u>	ns
Design Wilds		tRWL	10	_	10	_	15		ns
Read Clock Width		tRWH	10		10	_	15		ns
Access Time		tAC	_	20	_	25		30	ns
	(Fall)	t _{DA1}		20	_	25	_	30	ns
Decode Output Access Time	(Rise)	t _{DA2}	_	40	_	50	_	60	ns
Output Hold Time		tон	5		5		5		ns
	(Fall)	tDOH1	5	_	5		5		ns
Decode Output Hold Time	(Rise)	t _{D0H2}	5	_	5		5		ns
Output Enable Access Time		t _{OE}	_	20		25	_	30	ns
Output Disable to Output in H	igh Z	t _{OHZ}	0	15	0	20	0	25	ns
Output Enable to Output in Lo	wZ	tolz	5	-	5		5		ns

Write Cycle

		HM63	021-28	HM63	3021-34	HM63	021-45	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Cint
	twc	28		34		45	ı	ns
Write Cycle Time	twc (1H/2H Mode)	56	_	68	-	90		ns
Write Clock Width	twwL	10	_	10		15		ns
write Clock width	twwH	10	_	10	_	15		ns
Input Data Setup Time	t _{DS}	5	_	5	_	7		ns
Input Data Hold Time	t _{DH}	5	_	5	_	7		ns
TUE C T:	twest	5		5	_	7		ns
WE Setup Time	twesh	5	_	5	_	7		ns
WE Hold Time	twehl	5	_	5		7		ns
WE Hold Time	twehh	5	_	5	_	7	_	ns
WT Setup Time	twtsl	5	_	5		7		ns
w i setup i ine	twtsh	5	_	5		7	<u> </u>	ns
WT Hold Time	twthl	5		5		7		ns
w i rioiu i ime	twthh	5	_	5		7		ns

Reset Cycle

		HM63	3021-28	HM63	3021-34	HM63	Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Ont
Reset Setup Time	t _{RES}	8		9		10	_	ns
Reset Hold Time	tREH	5		5		7		ns
Clock Setup Time Before Reset	tREPS	8		9		10		ns
Clock Hold Time Before Reset	tREPH	5		5		7		ns



Mode Description

· Time Base Compression/Expansion Mode

This mode turns HM63021 into a 2048-word x 8-bit FIFO memory with asynchronous input/output. The HM63021 provides 2 clocks (RCLK, WCLK) and 2 resets (RRES, WRES), one each for read and write. The internal address counters increment by 1 address clock and are reset to address 0. A write-inhibit function of HM63021 stops writing automatically after the data has been written into all addresses 0 to 2047. The write-inhibit function is released by reset using WRES, and the HM63021 restarts writing into address 0.

· Double-Speed Conversion Mode

This mode turns HM63021 into a 1024-word x 8-bit x 2 memory with asynchronous input/output. It is used for generating non-interlaced TV signals. When the original signal and the interpolated signal (1 field delay) of interlaced signls are input to the HM63021, multiplexed per dot, it outputs non-interlaced signals for each line. 8 fsc should be input to \overline{RCLK} and \overline{WCLK} . A standard H synchronizing signal and a non-interlace H synchronizing signal are input to \overline{WRES} and \overline{RRES} respectively. A write-inhibit function is provided in this mode, making it applicable to PAL TV, where extra data (1135–1024 = 111 bits) is ignored.

TBC Mode

This mode turns HM63021 into 2048-word x 8-bit FIFO memory with asynchronous input/output. The HM63021 provides 2 clocks (RCLK, WCLK) and 2 resets (RRES, WRES), one each for read and write. The internal address counters increment by 1 address at each clock and are reset to address 0. The internal address counters return to address 0 after they reach address 2047. The HM63021 outputs a write decode pulse from WDEC, sychronizing it with address 2047 in the write address counter, and read a decode pulse from RDEC, synchronizing

with address 2047 in the read address counter. Using these pulses, the memory area can be extended easily (multiple-HM63021s can be used with ease).

1H/2H Delay Mode

This mode turns HM63021 into a 1024-word x 8-bit x 2 delay line with synchronous input/output. Delay time is defined by the reset period of RES. Since the HM63021 outputs a 901 decode pulse (DEC1) and a 910 decode pulse (DEC2), connecting DEC2 to RES, for example, outputs 1H- and 2H- delayed signals alternately at a 8- fsc cycle when the original signal is input at a 4- fsc cycle. A write-inhibit function is provided in this mode, making it applicable to PAL TV, where extra data (1135–1024 = 111 bits) is ignored.


Delay Line Mode

This mode turns HM63021 into a 2048-word x 8-bit delay line with synchronous input/output. Delay time (3 to 2048 bits) is defined by the reset period of $\overline{\text{RES}}$. The delay is 2048 bits when $\overline{\text{RES}}$ is fixed High. Signals delayed by 910 bits to 1135 bits for example, can be easily obtained without external circuits by just connecting selected decoded pulses on $\overline{\text{DEC1}} - \overline{\text{DEC4}}$ to $\overline{\text{RES}}$.


Notes on Using HM63021

- Hitachi recommends that pin 13 (high impedance) should be fixed by pulling up or down with a resistor (of several kΩ) in TBC or DSC mode.
- Hitachi recommends that the mode signal input pins and DS pin should be fixed by pulling them up or down with a resistor (of several kΩ).
- Data integrity cannot be guaranteed when mode is changed during operation.
- When a read address coincides with a write address in TBCE, TBC or DSC mode, the data is written correctly but it is not always read correctly.

(1) Read after Write (3 bits delay)



(2) Write after Read (2048 bits delay)




@HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

- At power on, the output of the address counter is not defined. Therefore, operations before the system is reset cannot be guaranteed, and decode signal output is not defined until after the first reset cycle.
- The decode signal is latched by a decode output latch circuit at the previous address of the internal counter address and is output synchronized with the next address. For example, WDEC in TBC mode is latched at write address 2046 and is output at write address 2047. If a write reset is performed on address 2047 at this time, the write address becomes 0 and WDEC is output.


• In the reset cycle, the input levels of WRES, RRES, RES are raised to satisfy t_{REH}, and are fixed high until t_{REPH} in the next pre-reset cycle is satisfied. The rise timings of the reset signals (RES, WRES, RRES) are optionals provided that the t_{REPS} specification is satisfied. The timings at which RES, WRES, and RRES fall after preset are also optional, provided that the t_{REPH} and t_{RES} specifications are satisfied.

The same operation is performed in other modes.




 Hitachi recommends that t_m (time between mode set and the first cycle (Pre-reset)) should be kept for 2 cycle time (56 ns/68 ns/90 ns) or more while the power supply is on.

(1) TBCE, TBC, DSC and Delay Line Mode





(2) 1H/2H Delay Mode



Decode Signal

When internal address counter reaches the specified address as shown below, decode outputs become low.

Mode	Pin No.	Pin Name	Internal Address Counter	Timing of the Output Signal	Operation
	13	WDEC	Write 2047	After Write 2047	Completion of Writing on all bits is detected.
TBC	26	RDEC	Read 2047	Output of 2046	Completion of Reading from all bits is detected.
	13 DECI		Read 900 (2H)	Output of 900 (1H)	By inputting this signal to pin #3, 901/1802-bit delay output is obtained.
1H/2H	26	DEC2	Read 909 (2H)	Output of 909 (1H)	By inputting this signal to pin #3, 910/1820-bit delay output is obtained.
	13 DECI		Read 900	Output of 899	By inputting this signal to pin #3, 901-bit delay output is obtained.
		DECI Read 1810		Output of 1809	By inputting this signal to pin #3 after the frequency of DEC1 is divided into two, 1811-bit delay output is obtained.
Delay			Read 909	Output of 908	By inputting this signal to pin #3, 910-bit delay output is obtained.
Line		Read 1819	Output 1818	By inputting this signal to pin #3 after the frequency of DEC2 is divided into two, 1820-bit delay output is obtained.	
	16 DEC3		Read 1134	Output 1133	By inputting this signal to pin #3, 1135-bit delay output is obtained.
			Read 1125	Output 1124	By inputting this signal to pin #3, 1126-bit delay output is obtained.

Note: 1. When counter is reset by Reset Signal (RRES, RES, WRES), address becomes 0.

Write-Inhibit Function

When internal address counter is as follows, writing is inhibited automatically for the next cycle. the write-inhibit function is cancelled by reset through WRES or RES.


Mode	Write-Inhibit Function (Internal Counter Address)
TBCE	Write-inhibit after address 2047
DSC	Write-inhibit after address 1023 x 2
TBC	No function
1H/2H	Write-inhibit after address 1023
D	No function

Note: When address counter is reset by \overline{WRES} or \overline{RES} , address becomes 0.



Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


Read Reset Cycle (TBCE, TBC Modes)



- Notes: *1. The read address counter is reset at the first falling edge of RCLK after RRES falls, meeting the specifications of treps and treph, and it is not reset at the next falling edge of RCLK even if RRES is kept low.

 When trest treph, treps, and treph cannot meet the specifications, the reset operation is not guaranteed.
 - *2. Output is from the read address of the previous cycle.
 - *3. When RRES is fixed high, the data at the read address counter is reset after the data of address 2047 is output, and the same operation restarts.

Write Reset Cycle (TBCE, TBC Modes)




Note: The write address counter is reset at the first falling edge of WCLK after WRES falls, meeting the specifications of t_{REPS} and t_{REPH}, and it is not reset at the next falling edge of WCLK even if WRES is kept low.

When t_{RES}, t_{REH}, t_{REPS}, and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.



Reset Cycle (DSC Modes)



Notes: *1. The write address counter is reset at the first falling edge of WCLK after WRES falls, meeting the specifications of t_{REPS} and t_{REPH}, and it is not reset at the next falling edge of WCLK even if WRES is kept low.

When t_{RES}, t_{REH}, t_{REPS}, and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.


*2. The read address counter is reset at the first falling edge of RCLK after RRES falls, meeting the specifications of t_{REPS} and t_{REPH}, and it is not reset at the next falling edge of RCLK even if RRES is kept low.

When t_{RES}, t_{REH}, t_{REPS}, and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.

*3. When t_{REPH} , t_{RES} , t_{REH} (WRES to WCLK), or t_{REPS} , t_{REPH} , t_{RES} , t_{REH} (PRES to RCLK) cannot meet the specifica-

tions, the output of video signal A is not guaranteed. (Reset Timing I).
*4. When t_{REPS} (WRES to RCLK), or t_{RES}, t_{REH}, t_{REPS}, t_{REPH} (PRES to RCLK) cannot meet the specifications, the interpolation signal B is not guaranteed. (Reset Timing II).

Reset Cycle (1H/2H Mode)



Notes: *1. WT is the input during half cycle of CLK, meeting the specifications of twtsl, twthl, twtsh, and twthl. Data is written when WT is low. Reset is possible when WT is high.


*2. Read address counter is reset at the first falling edge of \overline{CLK} after \overline{RES} falls, meeting the specifications of t_{REPS} and t_{REPH} , and it is not reset at the next falling edge of \overline{CLK} even if \overline{RES} is kept low.

When t_{RES} , t_{REH} , t_{REPS} , and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.

*3. When DS is fixed high, 1H output data is delayed by n bits and 2H output data is delayed by 2n bits where 2n is the reset cycle of RES.

When DS is fixed low, 1H output data is delayed by n-5 bits and 2H output data is delayed by 2n-5 bits.


Reset Cycle (D Mode)



Note: *1. The read address counter is reset at the first falling edge of $\overline{\text{CLK}}$ after $\overline{\text{RES}}$ falls, meeting the specifications of t_{REPS} and t_{REPH} , and it is not reset at the next falling edge of $\overline{\text{CLK}}$ even if $\overline{\text{RES}}$ is kept low.


When t_{RES} , t_{REH} , t_{REPS} , and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.

Write Enable (TBCE, DSC, TBC, D Modes)




Notes: *1. When twehl, twesh, twesh, twesh, and twesl cannot meet the specifications, the write enable operation is not guaranteed.
*2. In the delay line mode, CLK takes the place of WCLK.

Write Enable (1H/2H Mode)



Note: *1. When twTsL, twTHL, twEHL, and twEHH cannot meet the specifications, the write enbable operation is not guaranteed.


Decode Output (TBC, D Modes)



Notes: *1. In TBC mode, WCLK or RCLK takes the place of CLK.


*2. DEC is WDEC or RDEC in TBC, DEC1, DEC2, DEC3 or DEC4 in D mode.

Decode Output (1H/2H Mode)



Note: *1. When twTsL, twThL, twTsH, and twThH cannot meet the specifications, the decde output operation is not guaranteed.

Output Enable (All Modes)



Note: *1. Transition of toHZ and twLZ is measured ±200 mV from steady state voltage with Output Load B. This parameter is sampled and not 100% tested.