



Complete, Serial-Out 5.6 μ s, 12-Bit A/D Converter

T-51-10-12 ADC-170

FEATURES

8-Pin Mini-DIP Package
Fast Conversion Time—5.6 μ s
Low Power—135 mW typical
Internal Low Drift Bandgap Reference
0 to +5 V Analog Input Range
3-Wire Signal Interface

APPLICATIONS

Data Acquisition Systems
Medical Diagnostics
Avionic and Navigation Systems
Process Control Equipment
Multichannel Analog I/O
Isolated Industrial Data Acquisition


GENERAL DESCRIPTION

The ADC-170 is a complete, serial-output, 12-bit analog-to-digital converter with voltage reference, all in a space-saving 8-pin mini-DIP or 16-pin surface mount SOIC package. Operating from an external 2.5 MHz (max) clock, input signals of up to 5 V are digitized at a 5.6 μ s rate. A TTL-compatible three-wire serial interface transfers the digital output data directly to the serial port of the host processor, or easily interfaces with opto isolators or transformers for high voltage isolation.

Fabricated in a complementary bipolar CMOS (CBCMOS) process, the ADC-170 utilizes a successive approximation architecture with a high speed DAC and low noise PNP-input comparator to achieve both high speed and low power operation. Operating from +5 V and -12 V to -15 V supplies, power consumption is only 135 mW. The internal voltage reference is a low drift bandgap which maintains guaranteed accuracy over the full operating temperature range of the device.

Following a start of conversion pulse, the MSB of the new digital word is available at the serial data output after 2 clock cycles, during which the new conversion results are read with the remaining 12 clock cycles. The ADC-170 can be configured for single conversion or continuous operation.

FUNCTIONAL BLOCK DIAGRAM



2

The ADC 170 provides the most complete 12-bit ADC solution available in a compact package. When combined with the serial-input DAC 8043 in the 8-pin mini-DIP package, the result is an unusually dense, high performance analog input/output port.

The ADC-170 is available in 8-pin plastic and Cerdip packages, while the SOIC-16 addresses surface mount applications. All parts are offered in the extended industrial temperature range (-40°C to +85°C). For -55°C to +125°C applications, contact your local Analog Devices sales office to obtain the ADC-170/883 data sheet.




Figure 1. ADC-170 High Voltage Isolation Application

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. A

ANALOG-TO-DIGITAL CONVERTERS 2-817

ADC-170—SPECIFICATIONS

T-51-10-12

ELECTRICAL CHARACTERISTICS $(V_{DD} = +5\text{ V} \pm 5\%, V_{SS} = -11.4\text{ V to } -15.75\text{ V}; f_{CLK} = 2.5\text{ MHz}; -40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$
unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
ACCURACY						
Resolution	N		12			Bits
Integral Nonlinearity	INL	$T_A = +25^\circ\text{C}$			$\pm 1/2$	LSB
Differential Nonlinearity	DNL	Guaranteed Monotonic over Temp			± 1	LSB
Offset Error	V_{ZSE}				± 3	LSB
Full-Scale Error	V_{FSE}	$T_A = +25^\circ\text{C}$			± 5	LSB
Full-Scale Tempco ¹	TCV_{FS}				± 10	LSB
Conversion Time	t_{CONV}	14 Clock Cycles		5.6	± 25	ppm/°C
ANALOG INPUT						
Input Voltage Range	A_{IN}		0		+5	V
Input Current	I_{IN}	$A_{IN} = 0\text{ V to } +5\text{ V}$			3.5	mA
INTERNAL REFERENCE						
V_{REF} Output Voltage	V_{REF}	$T_A = 25^\circ\text{C}$	-5.2	-5.25	-5.3	V
V_{REF} Output Tempco ¹	TCV_{REF}			± 20		ppm/°C
Output Current Sink Capability	I_{REF}				5	mA
POWER SUPPLY REJECTION						
Positive Supply Rejection	V_{DD}	FS Change, $V_{SS} = -15\text{ V or } -12\text{ V}$ $V_{DD} = 4.75\text{ V to } 5.25\text{ V}$		$\pm 1/2$		LSB
Negative Supply Rejection	V_{SS}	FS Change, $V_{DD} = +5\text{ V}$ $V_{SS} = -14.25\text{ V to } -15.75\text{ V}$ $V_{SS} = -11.4\text{ V to } -12.6\text{ V}$		$\pm 1/8$		LSB
LOGIC INPUTS						
Input Low Voltage	V_{IL}		2.4		0.8	V
Input High Voltage	V_{IH}				10	pF
Input Capacitance ¹	C_{IN}				± 10	μA
Input Current	I_{INL}	$A_{IN} = 0\text{ to } V_{DD}$	± 200		± 500	μA
LOGIC OUTPUT						
Output Low Voltage	V_{OL}	SDO $I_{SINK} = 1.6\text{ mA}$ SDO $I_{SINK} = 6.0\text{ mA}$		0.3	0.4	V
Output High Voltage	V_{OH}	SDO $I_{SOURCE} = 200\mu\text{A}$	4		1.5	V
POWER REQUIREMENTS						
Positive Supply Voltage	V_{DD}	$\pm 5\%$ for Specified Performance	5			V
Negative Supply Voltage ²	V_{SS}	$\pm 5\%$ for Specified Performance	-15 to -12			V
Positive Supply Current	I_{DD}	SC/EOC = V_{DD} , $A_{IN} = 0\text{ V}$	5		8	mA
Negative Supply Current	I_{SS}	SC/EOC = V_{DD} , $A_{IN} = 0\text{ V}$	-6		-11	mA
Power Dissipation	P_{DISS}	$V_{DD} = +5\text{ V}$, $V_{SS} = -15\text{ V}$	135		205	mW

TIMING CHARACTERISTICS³ $(V_{DD} = +5\text{ V}$, $V_{SS} = -12\text{ V or } -15\text{ V}$; $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$)

CLOCK Pulse Width	t_{CH}	CLK HIGH	40			ns
	t_{CL}	CLK LOW	60			ns
SC/EOC Pulse Width	t_{SH}	SC/EOC HIGH	40			ns
	t_{SL}	SC/EOC LOW	60			ns
SC/EOC to CLK Skew	t_{SCO}	Leading CLK			40	ns
	t_{SCI}	Leading CLK + 1	200			ns
CLK to SDO Delay	t_{PD}		25		80	ns

NOTES

¹Guaranteed by design, not subject to test.²Specified performance with -12 V supply is guaranteed by testing offset and full-scale errors.³Timing specifications are sample tested at +25°C to ensure compliance. All input control signals are specified with $t_R = t_F = 5\text{ ns}$ (10% to 90% of +5 V) and timed from a voltage level of +1.6 V.

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.