

FDB8878

N-Channel Logic Level PowerTrench $^{\! (\!R\!)}$ MOSFET 30V, 48A, 14m Ω


General Descriptions


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{DS(ON)}$ and fast switching speed.



Features

- $r_{DS(ON)} = 14mΩ$, $V_{GS} = 10V$, $I_D = 40A$
- $r_{DS(ON)} = 18m\Omega$, $V_{GS} = 4.5V$, $I_D = 36A$
- High performance trench technology for extremely low rds(on)
- Low gate charge
- High power and current handling capability
- RoHS Compliant





MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units		
V_{DSS}	Drain to Source Voltage		30	V	
V_{GS}	Gate to Source Voltage		±20	V	
	Drain Current				
I_D	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 10V$)	48	Α		
	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 4.5V$)	42	Α		
	Pulsed	170	Α		
г	Single Dules Avelenghe Energy (Note 1)	L = 1mH, I _{AS} = 11A	60	m l	
E _{AS}	Single Pulse Avalanche Energy (Note 1)	$L = 0.03 \text{mH}, I_{AS} = 38 \text{A}$	21	mJ	
P _D	Power dissipation		47.3	W	
T _J , T _{STG}	Operating and Storage Temperature		-55 to 175	°C	

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 2)	3.7	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient at 1000 seconds (Note 3)	43	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDB8878	FDB8878	TO-263	13"	24mm	800 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	ecteristics					
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temp. Coefficient	$I_D = 250\mu A$, Referenced to $25^{\circ}C$		21		mV/ºC
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24V	-	-	1	μА
	Cata ta Sauraa Laakaga Currant	$V_{GS} = 0V$ $T_A = 150^{\circ}$		-	250	- ^
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V$	-	-	±100	nA
On Chara	cteristics					
V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.2	1.7	2.5	V
$\frac{\Delta V_{GS(TH)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250μA, Referenced to 25°C		-5		mV/ºC
		I _D = 40A, V _{GS} = 10V	-	12	14	
rnavasu	Drain to Source On Resistance	$I_D = 36A, V_{GS} = 4.5V$	-	15	18	mΩ
r _{DS(ON)} Drain to Source On Resistance		I _D = 40, V _{GS} = 10V, T _A = 175°C	-	19	21	- 11152
Dynamic	Characteristics					_
C _{ISS}	Input Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$	-	927	1235	pF
C _{OSS}	Output Capacitance	$V_{DS} = 13V, V_{GS} = 0V,$ $V_{DS} = 1MHz$	-	188	250	pF
C _{RSS}	Reverse Transfer Capacitance		-	117	175	pF
R_G	Gate Resistance	f = 1MHz		3.0		Ω
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0V \text{ to } 10V V_{DD} = 15^{\circ}$	√ -	17.1	23	nC
Q _{g(5)}	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$ $I_D = 40A$		9.2	12	nC
Q_{gs}	Gate to Source Gate Charge	I _g = 1.0m/	٠	2.6	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau		-	1.7	-	nC
Q_{gd}	Gate to Drain "Miller" Charge		-	3.7	-	nC
Switching	Characteristics (V _{GS} = 10V)					
t _{ON}	Turn-On Time		-	255	383	ns
t _{d(ON)}	Turn-On Delay Time		-	11.1		ns
t _r	Rise Time	V _{DD} = 15V, I _D = 40A	-	244		ns
t _{d(OFF)}	Turn-Off Delay Time	V_{GS} = 10V, R_{GS} = 16 Ω	-	14.8		ns
t _f	Fall Time		-	35.3		ns
t _{OFF}	Turn-Off Time		-	50	75	ns
Drain-Soເ	urce Diode Characteristics					
V _{SD}	Source to Drain Diode Voltage	I _{SD} = 40A	-	1.1	1.25	V
▼SD	Course to Drain Diode Voltage	I _{SD} = 3.2A	-	0.85	1.2	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 40A$, $dI_{SD}/dt = 100A/\mu s$	-	14.4	18.8	ns
Q_{RR}	Reverse Recovered Charge	I _{SD} = 40A, dI _{SD} /dt=100A/μs	-	5.1	6.7	nC


Notes:

1: Starting T_J = 25°C, V_{DD} = 30V, V_{GS} = 10V

2: R_{0,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0,JC} is guaranteed by design while R_{0,JA} is determined by the user's board design.

3: R_{0,JA} is measured with 1.0 in² copper on FR-4 board

4: Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%






Figure 1. On Region Characteristics

V_{DS}, GATE TO SOURCE VOLTAGE (V)


0.8

1.2

2.0

1.6

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage







Figure 3. On Resistance Variation with Temperature

Figure 4. On-Resistance Variation with Gate-to-Source Votlage






Figure 5. Transfer Characteristics

Figure 6. Body Diode Forward Voltage Variation With Source Current and Temperature




Figure 11. Maximum Continuous Drain Current vs Case Temperature Figure 12. Single Pulse Maximum Power

Dissipation




Figure 13. Transient Thermal Response Curve

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	ISOPLANAR™	PowerSaver™	SuperSOT™-6
ActiveArray™	FASTr™	LittleFET™	PowerTrench [®]	SuperSOT™-8
Bottomless™	FPS™	MICROCOUPLER™	QFET [®]	SyncFET™
Build it Now™	FRFET™	MicroFET™	QS™	TinyLogic [®]
CoolFET™	GlobalOptoisolator™	MicroPak™	QT Optoelectronics™	TINYOPTO™
CROSSVOLT™	GTO™ .	MICROWIRE™	Quiet Series™	TruTranslation™
DOME™	HiSeC™	MSX™	RapidConfigure™	UHC™
EcoSPARK™	I ² C TM	MSXPro™	RapidConnect™	UltraFET [®]
E ² CMOS TM	i-Lo™	OCXTM	μSerDes™	UniFET™
EnSigna™	ImpliedDisconnect™	OCXPro™	ScalarPump™	VCX™
FACT™	IntelliMAX™	OPTOLOGIC [®]	SILENT SWITCHER®	Wire™
FACT Quiet Serie	es TM	OPTOPLANAR™	SMART START™	
A arosa tha haar	d. Around the world.™	PACMAN™	SPM™	
The Power Fran		POP™	Stealth™	
		Power247™	SuperFET™	
Programmable Active Droop™		PowerEdge™	SuperSOT™-3	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.