

ATT7C340 High-Speed CMOS 1 Mbit (128K x 8) SRAM

Synchronous, Pipelined Architecture

TTL Compatible Common I/O

Features

- 128K by 8-bit synchronous registered SRAM with common I/O
- Internal self-timed write pulse generation
- Fast clock access times: 10 ns max
- Fast read/write cycle times: 20 ns min (50 MHz)
- Fully pipelined architecture
- Ideally suited as high-speed cache memory for RISC applications
- Registered addresses, data I/O, \overline{WE} , \overline{CE} , and \overline{OE}
- TTL compatible common I/O
- Data retention at 2 V for battery backup operations
- Low-power operation
- Advanced 0.5 μ m CMOS technology
- Surface-mount, 32-pin, plastic SOJ (J-lead) package

Description

The ATT7C340 device is high-performance, CMOS static RAM organized as 131,072 words by 8 bits. The data-in and data-out signals share I/O pins. The device has single chip enable and an output enable. The output is 3-stated when either chip enable or output enable is high.

The address (A_0 — A_{16}), data in (I/O_0 — I/O_7), write enable (\overline{WE}), chip enable (\overline{CE}) and output enable (\overline{OE}) are latched, positive edge-triggered registers.

Output registers provide full pipelined operation. At the rising edge of the clock, the output from previous cycle is presented.

Inputs and outputs are TTL compatible. Operation is from a single 5 V power supply. Power consumption is 625 mW (typical) at 20 ns cycle time. Dissipation drops to 500 μ W (typical) when the memory is in standby mode.




Figure 1. Block Diagram

Pin Information

Table 1. Pin Descriptions

Pin	Function
A0—A16	Address Inputs
I/O0—I/O7	Data Input/Output
CLK	Clock Input
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
GND	Ground
Vcc	+5 V Supply
NC	No Connection




Figure 2. Pin Diagram

Absolute Maximum Ratings

Stresses exceeding the values listed under Absolute Maximum Ratings can cause permanent damage to the device. This is an absolute stress rating only. Functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this data sheet is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T_{stg}	-65	150	°C
Operating Ambient Temperature	T_A	-55	125	°C
Supply Voltage with Respect to Ground	V_{cc}	-0.5	7.0	V
Input Signal with Respect to Ground	—	-3.0	7.0	V
Signal Applied to High-impedance Output	—	-3.0	7.0	V
Output Current into Low Outputs	—	—	25	mA
Latchup Current	—	> 200	—	mA

Handling Precautions

The ATT7C340 device includes internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use to avoid exposure to excessive electrical stress values.

Recommended Operating Conditions

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation	0 °C to 70 °C	4.5 V ≤ V _{CC} ≤ 5.5 V
Data Retention	0 °C to 70 °C	2.0 V ≤ V _{CC} ≤ 5.5 V

Electrical Characteristics

Over all Recommended Operating Conditions

Table 2. General Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Output Voltage:						
High	V _{OH}	I _{OH} = -4.0 mA, V _{CC} = 4.5 V	2.4	—	—	V
Low	V _{OL}	I _{OL} = 8.0 mA, V _{CC} = 4.5 V	—	—	0.4	V
Input Voltage:						
High	V _{IH}	—	2.0	—	V _{CC} + 0.3	V
Low	V _{IL}	—	-1.0	—	0.8	V
Input Current	I _{IX}	Ground ≤ V _{IN} ≤ V _{CC}	-10	—	10	μA
Output Leakage Current	I _{OZ}	$\overline{\text{CE}}$ is high	-10	—	10	μA
V _{CC} Current:						
Active	I _{CC1}	See note 1	—	125	200	mA
Inactive	I _{CC2}	See note 2	—	25	50	mA
Standby	I _{CC3}	See note 3	—	100	500	μA
Capacitance:						
Input	C _I	—	—	—	5	pF
Output	C _O	—	—	—	7	pF

Notes:

1. Tested with outputs open, all address and data inputs at TTL level, and the clock running at maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\text{CE}}$, $\overline{\text{OE}}$, and $\overline{\text{WE}}$ ≤ V_{IL}.
2. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\text{CE}}$ = V_{CC}. Input levels are within 0.2 V of V_{CC} or ground. Clock is continuously running at maximum cycle rate.
3. $\overline{\text{CE}}$ must be ≥ V_{CC} - 0.2 V. For all other inputs must be at either V_{CC} or ground level to ensure full powerdown. Clock must be running at least two cycles and stop at either V_{CC} or ground level.

Timing Characteristics

Table 3. Read Cycle

Over all Recommended Operating Conditions. Test conditions assume input transition times of < 2.4 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3 V (see Figure 9), and output loading for specified IOL and IOH + 30 pF (see Figure 8A).

Symbol	Parameter	Min	Max	Unit
tKHKH	Read Cycle Time	20	—	ns
tKHQV	Clock Access Time	—	10	ns
tKHQX	Output Active from Clock High	1.5	—	ns
tKHQZ	Clock High to Q High Z ($\overline{OE} = V_{IH}$) [See Figure 8B.]	—	6	ns
tKLKH	Clock Low Pulse Width	7	—	ns
tKHKL	Clock High Pulse Width	7	—	ns
tAVKH	Setup Time for AD	3	—	ns
tEVKH	Setup Time for \overline{CE}	3	—	ns
tOVKH	Setup Time for \overline{OE}	3	—	ns
tWVKH	Setup Time for \overline{WE}	3	—	ns
tKHAX	Hold Time for AD	3	—	ns
tKHEX	Hold Time for \overline{CE}	1	—	ns
tKHOX	Hold Time for \overline{OE}	1	—	ns
tKHWX	Hold Time for \overline{WE}	1	—	ns


Table 4. Write Cycle

Over all Recommended Operating Conditions. Test conditions assume input transition times of < 2.4 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3 V (see Figure 9), and output loading for specified IOL and IOH + 30 pF (see Figure 8A).

Symbol	Parameter	Min	Max	Unit
tKHKH	Write Cycle Time	20	—	ns
tKHQZ	Clock High to Q High Z ($\overline{OE} = V_{IH}$) [See Figure 8B.]	—	6	ns
tKLKH	Clock Low Pulse Width	7	—	ns
tKHKL	Clock High Pulse Width	7	—	ns
tAVKH	Setup Time for AD	3	—	ns
tEVKH	Setup Time for \overline{CE}	3	—	ns
tOVKH	Setup Time for \overline{OE}	3	—	ns
tWVKH	Setup Time for \overline{WE}	3	—	ns
tKHAX	Hold Times for AD	1	—	ns
tKHEX	Hold Time for \overline{CE}	1	—	ns
tKHOX	Hold Time for \overline{OE}	1	—	ns
tKHWX	Hold Time for \overline{WE}	1	—	ns

Timing Characteristics (continued)

Timing Diagrams



Notes:

When the \overline{CE} is high, regardless of the \overline{OE} level, the outputs 3-state.

The outputs Q_{n-3} and Q_{n-2} are from two previous cycles where \overline{WE} is high, and \overline{CE} and \overline{OE} are low.

Figure 3. Read Cycle 1




Figure 4. Read Cycle 2

Timing Characteristics (continued)





Figure 5. Read Cycle 3



Notes:

Since the device has common I/O, the data out must be 3-stated before the data in can be applied. It is recommended that the data in is applied in the next cycle. \overline{OE} must be latched in high in the previous cycle.

The outputs Q_{n-3} and Q_{n-2} are from two previous cycles where \overline{WE} is high, \overline{CE} and \overline{OE} are low.

Figure 6. Write Cycle

Timing Characteristics (continued)




Figure 7. Write/Read Cycle




Figure 8. Test Loads





Figure 9. Transition Times

ATT7C340 High-Speed CMOS 1 Mbit (128K x 8) SRAM

Outline Diagram

32-Pin, Plastic SOJ

Dimensions are in inches and (millimeters).



Ordering Information

Device Code	Package	Temperature
ATT7C340	32-Pin, Plastic SOJ	0 °C to 70 °C

For additional information, contact your AT&T Account Manager or the following:

U.S.A.: AT&T Microelectronics, Dept. 52AL040420, 555 Union Boulevard, Allentown, PA 18103

1-800-372-2447, FAX 215-778-4106 (In CANADA: 1-800-553-2448, FAX 215-778-4106)

EUROPE: AT&T Microelectronics, AT&T Deutschland GmbH, Bahnhofstr. 27A, D-8043 Unterfoehring, Germany

Tel. 089/950 86-0, Telefax 089/950 86-111

ASIA PACIFIC: AT&T Microelectronics Asia/Pacific, 14 Science Park Drive, #03-02A/04 The Maxwell, Singapore 0511

Tel. (65) 778-8833, FAX (65) 777-7495, Telex RS 42898 ATTM

JAPAN: AT&T Microelectronics, AT&T Japan Ltd., 31-11, Yoyogi 1-chome, Shibuya-ku, Tokyo 151, Japan

Tel. (03) 5371-2700, FAX (03) 5371-3556

SPAIN: AT&T Microelectronica de España, Poligono Industrial de Tres Cantos (Zona Oeste), 28770 Colmenar Viejo, Madrid, Spain

Tel. (34) 1-8071441, FAX (34) 1-8071420

AT&T reserves the right to make changes to the product(s) or circuit(s) described herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product or circuit.

Copyright © 1990 AT&T
All Rights Reserved
Printed in U.S.A.

December 1990
DS90-170MMOS



OCT 21 1991

023469 ✓ R