

*7/11  
RSCB 03/08/85  
29 1300  
JFZ*

**RS**  
**data**

# CMOS Compatible logic gate optoisolator

Stock number **301-741**

T-41-89

The 301-741 is an optically coupled logic gate that combines a GaAsP LED and an integrated high gain photon detector. The detector has a three state output stage and has a detector threshold with hysteresis. The three state output eliminates the need for a pullup resistor and allows for direct drive of data busses. The hysteresis provides typically 0.1 mA of differential mode noise immunity and eliminates the potential for output signal chatter. The detector IC has an internal shield that provides a guaranteed common mode transient immunity of 1,000 volts/ $\mu$ sec, equivalent to rejecting a 300 volt sinusoid at 1 MHz. Improved power supply rejection eliminates the need for special power supply bypassing precautions.

The electrical and switching characteristics of the 301-741 are guaranteed over the temperature range of 0°C to 85°C. The 301-741 is guaranteed to operate over a V<sub>cc</sub> range of 4.5 volts to 20 volts. Low I<sub>F</sub> and wide V<sub>cc</sub> ranges allow compatibility with TTL, LSTTL, and CMOS logic. Low I<sub>F</sub> and low I<sub>cc</sub> result in lower power consumption compared to other high speed optocouplers. Logic signals are transmitted with a typical propagation delay of 160 nsec when a 120 pF peaking capacitor is used in parallel with the 1.1 k $\Omega$  current limiting resistor.

The 301-741 is useful for isolating high speed logic interfaces, buffering of input and output lines and implementing isolated line receivers in high noise environments.

## Absolute maximum ratings

(No derating required up to 70°C)

Storage temperature \_\_\_\_\_ -55°C to +125°C

Operating temperature \_\_\_\_\_ -40°C to +85°C<sup>[1]</sup>

Lead solder temperature \_\_\_\_\_ 260°C for 10s  
(1.6mm below seating plane)

Average forward input current — I<sub>F</sub> \_\_\_\_\_ 10mA

Peak transient input current — I<sub>F</sub> \_\_\_\_\_ 1A  
( $\leq 1 \mu$ s pulse width, 300pps)

Reverse input voltage \_\_\_\_\_ 5V

Supply voltage — V<sub>cc</sub> \_\_\_\_\_ 0.0V min., 20V max.

Three state enable voltage — V<sub>E</sub> \_\_\_\_\_ -0.5V min., 20V max.

Output voltage — V<sub>O</sub> \_\_\_\_\_ -0.5V min., 20V max.

Total package power dissipation — P \_\_\_\_\_ 210mW<sup>[1]</sup>

Average output current — I<sub>O</sub> \_\_\_\_\_ 25mA


[1]. Derate total package power dissipation, P, linearly above 70°C free air temperature at a rate of 4.5mW/°C.

## Features

- Compatible with LSTTL, TTL and CMOS logic
- 2.5 MBAUD guaranteed over temperature
- Low input current (1.6mA)
- Wide V<sub>cc</sub> range (4.5 to 20 Volts)
- Three state output (no pullup resistor required)
- Guaranteed performance from 0°C to +85°C
- Internal shield for high common mode rejection

## Applications

- Isolation of high speed logic systems
- Computer-peripheral interfaces
- Microprocessor system interfaces
- Ground loop elimination
- Pulse transformer replacement
- Isolated buss driver
- High speed line receiver



## TRUTH TABLE (Positive Logic)

Input	Enable	Output
H	H	Z
L	H	Z
H	L	H
L	L	L

5213

**Electrical characteristics** For  $0^\circ\text{C} \leq T_A^{(1)} \leq 85^\circ\text{C}$ ,  $4.5\text{V} \leq V_{CC} \leq 20\text{V}$ ,  $1.6\text{mA} \leq I_{F(ON)} \leq 5\text{mA}$ ,  $0.0\text{mA} \leq I_{F(OFF)} \leq 0.1\text{mA}$ . All typicals at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$ ,  $I_{F(ON)} = 3\text{mA}$  unless otherwise specified.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
Logic Low Output Voltage	$V_{OL}$			0.5	Volts	$I_{OL} = 6.4\text{mA}$ (4 TTL Loads)	1	
Logic High Output Voltage	$V_{OH}$	2.4			Volts	$I_{OH} = -2.6\text{mA}$	2	
Output Leakage Current ( $V_{OUT} > V_{CC}$ )	$I_{OHH}$			100	$\mu\text{A}$	$V_O = 5.5\text{V}$	$I_F = 5\text{mA}$	$V_{CC} = 4.5\text{V}$
				500	$\mu\text{A}$	$V_O = 20\text{V}$		
Logic High Enable Voltage	$V_{EH}$	2.0			Volts			
Logic Low Enable Voltage	$V_{EL}$			0.8	Volts			
Logic High Enable Current	$I_{EH}$			20	$\mu\text{A}$	$V_{EN} = 2.7\text{V}$		
				100	$\mu\text{A}$	$V_{EN} = 5.5\text{V}$		
		.004		250	$\mu\text{A}$	$V_{EN} = 20\text{V}$		
Logic Low Enable Current	$I_{EL}$			-0.32	mA	$V_{EN} = 0.4\text{V}$		
Logic Low Supply Current	$I_{CCL}$		4.5	6.0	mA	$V_{CC} = 5.5\text{V}$	$I_F = 0\text{mA}$	$V_E = \text{Don't Care}$
			5.25	7.5	mA	$V_{CC} = 20\text{V}$		
Logic High Supply Current	$I_{CCH}$		2.7	4.5	mA	$V_{CC} = 5.5\text{V}$	$I_F = 5\text{mA}$	$V_E = \text{Don't Care}$
			3.1	6.0	mA	$V_{CC} = 20\text{V}$		
High Impedance State Output Current	$I_{OZL}$			-20	$\mu\text{A}$	$V_O = 0.4\text{V}$	$V_{EN}=2\text{V}, I_F=5\text{mA}$	
	$I_{OZH}$			20	$\mu\text{A}$	$V_O = 2.4\text{V}$		
				100	$\mu\text{A}$	$V_O = 5.5\text{V}$		
				500	$\mu\text{A}$	$V_O = 20\text{V}$		
Logic Low Short Circuit Output Current	$I_{OSL}$	25			mA	$V_O = V_{CC} = 5.5\text{V}$	$I_F = 0\text{mA}$	2
		40			mA	$V_O = V_{CC} = 20\text{V}$		
Logic High Short Circuit Output Current	$I_{OSH}$	-10			mA	$V_{CC} = 5.5\text{V}$	$I_F = 5\text{mA}$ $V_O = \text{GND}$	2
		-25			mA	$V_{CC} = 20\text{V}$		
Input Current Hysteresis	$I_{HYS}$		0.12		mA	$V_{CC} = 5\text{V}$	3	
Input Forward Voltage	$V_F$		1.5	1.70	Volts	$I_F = 5\text{mA}$ , $T_A = 25^\circ\text{C}$		
Input Reverse Breakdown Voltage	$V_R$	5			Volts	$I_R = 10\ \mu\text{A}$ at $T_A = 25^\circ\text{C}$		
Input Diode Temperature Coefficient	$\frac{\Delta V_F}{\Delta T_A}$		-1.7		mV/°C	$I_F = 5\text{mA}$		
Input-Output Insulation Leakage Current	$I_{I-O}$			1	$\mu\text{A}$	$V_{I-O} = 3000\text{ VDC}$ $T_A = 25^\circ\text{C}$ , $t = 5\text{s}$ Relative Humidity = 45%		3
Input-Output Resistance	$R_{I-O}$		$10^{12}$		ohms	$V_{I-O} = 500\text{ VDC}$		3
Input-Output Capacitance	$C_{I-O}$		0.6		pF	$f = 1\text{MHz}$ , $V_{I-O} = 0\text{ VDC}$		3
Input Capacitance	$C_{IN}$		90		pF	$f = 1\text{MHz}$ , $V_F = 0\text{V}$ , Pins 2 and 3		

Notes: 2. Duration of output short circuit time should not exceed 10ms.

3. Device considered a two terminal device: pins 1, 2, 3 and 4 shorted together, and pins 5, 6, 7 and 8 shorted together.

**Switching characteristics** For  $0^\circ\text{C} \leq T_A^{(1)} \leq 85^\circ\text{C}$ ,  $4.5\text{V} \leq V_{CC} \leq 20\text{V}$ ,  $1.6\text{mA} \leq I_{F(ON)} \leq 5\text{mA}$ ,  $0.0\text{mA} \leq I_{F(OFF)} \leq 0.1\text{mA}$ . All typicals at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$ ,  $I_{F(ON)} = 3\text{mA}$  unless otherwise specified.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to Logic Low Output Level	$t_{PHL}$		210		ns	Without Peaking Capacitor	4.5	4.5
			160	400		With Peaking Capacitor		
Propagation Delay Time to Logic High Output Level	$t_{PLH}$		170		ns	Without Peaking Capacitor	4.5	4.5
			115	400		With Peaking Capacitor		
Output Enable Time to Logic High	$t_{PZH}$		25		ns		7.9	
Output Enable Time to Logic Low	$t_{PZL}$		28		ns		7.8	
Output Disable Time from Logic High	$t_{PHZ}$		105		ns		7.9	
Output Disable Time from Logic Low	$t_{PLZ}$		60		ns		7.8	

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
Output Rise Time (10-90%)	$t_r$		55		ns		4.6	
Output Fall Time (90-10%)	$t_f$		15		ns		4.6	
Logic High Common Mode Transient Immunity	$CM_H$		-1000	-10,000	V/ $\mu$ s	$T_A = 25^\circ C$ , $I_F = 1.6\text{mA}$		6
Logic Low Common Mode Transient Immunity	$CM_L$		1000	10,000	V/ $\mu$ s	$T_A = 25^\circ C$ , $I_F = 0$		6

- Notes:**
- 4. The  $t_{PLH}$  propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the leading edge of the output pulse. The  $t_{PHL}$  propagation delay is measured from the 50% point on the trailing edge of the output pulse.
  - 5. When the peaking capacitor is omitted, propagation delay times may increase by 100ns.
  - 6.  $CM_L$  is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state ( $V_O < 0.8\text{V}$ ).  $CM_H$  is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state ( $V_O > 2.0\text{V}$ ).




Figure 1 Typical Logic Low Output Voltage vs. Temperature




Figure 2 Typical Logic High Output Current vs. Temperature




Figure 3 Output Voltage vs. Forward Input Current



Figure 4 Test Circuit for  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_p$ , and  $t_f$ 

Figure 5 Typical Propagation Delays vs. Temperature




Figure 6 Typical Rise, Fall Time vs. Temperature



Figure 7 Test Circuit for  $t_{PHL}$ ,  $t_{PZH}$ ,  $t_{PLZ}$ , and  $t_{PZL}$ 

Figure 8 Typical Logic Low Enable Propagation Delay vs. Temperature





Figure 9 Typical Logic High Enable Propagation Delay vs. Temperature




### Recommended circuit design

Figure 10 Recommended LSTTL to LSTTL Circuit




The 120pF capacitor may be omitted in applications where 500ns propagation delay is sufficient.

Figure 12 Series LED Drive with Open Collector Gate (6.81kΩ Resistor Shunts  $I_{OH}$  from the LED)




The 120pF capacitor may be omitted in applications where 500ns propagation delay is sufficient.

Figure 11 LSTTL to CMOS Circuit



The 120pF capacitor may be omitted in applications where 500ns propagation delay is sufficient.

Figure 13 Alternative LED Drive Circuit



D1 (IN916) REQUIRED FOR ACTIVE PULL-UP DRIVER  
The 120pF capacitor may be omitted in applications where 500ns propagation delay is sufficient.