

2K ROM HCMOS MICROCONTROLLER**ADVANCED DATA****HARDWARE**



- HCMOS TECHNOLOGY.
- 8 BIT CORE & ARCHITECTURE.
- POWER SAVING WAIT, HALT AND RAM RETENTION MODES.
- 2112 BYTES OF USER ROM.
- 128 BYTES OF RAM.
- 20 BI-DIRECTIONAL I/O LINES.
- 16 BIT FREE RUNNING COUNTER TIMER FEATURING ONE INPUT CAPTURE SYSTEM AND ONE OUTPUT COMPARE SYSTEM.
- TIMER INTERRUPTS.
- 1 DEDICATED EXTERNAL INTERRUPT.
- MASTER RESET AND POWER ON RESET.
- SINGLE 3 TO 6 VOLTS SUPPLY ($\pm 10\%$).
- 2 VOLTS RAM RETENTION MODE
- USER MASK OPTIONS :
 - Input Pull-down on port A and port C.
 - RC or XTAL / CERAMIC oscillator option
 - Interrupt trigger : edge or level & edge
 - Internal clock for TIMER.
- 28 PIN DUAL-IN-LINE PACKAGE
- 28 PIN SMALL OUTLINE (SO) PACKAGE.

SOFTWARE


- 8 BIT DATA MANIPULATION.
- 74 BASIC INSTRUCTIONS.
- 8 BY 8 UNSIGNED MULTIPLY INSTRUCTION.
- 7 MAIN ADDRESSING MODES (IMMEDIATE / DIRECT / EXTENDED / RELATIVE / INDEXED / INDIRECT / BIT).
- DEVELOPMENT SUPPORT ON REAL TIME EMULATOR AND PC/DOS SOFTWARE (CROSS ASSEMBLER, DEBUGGER).

DESCRIPTION

The ST8002 is a complete HCMOS microcontroller unit (MCU); The device includes an on-chip oscillator, CPU, ROM, RAM, I/O and one TIMER. The fully static design allows frequency operations down to DC, reducing power consumption when needed.

**PIN CONNECTIONS**

PART 1. BLOCK DIAGRAM



PART 2. ST8002 PIN ASSIGNMENT

Refer to Top View Figures of 40 pin Dual In Line and 44 lead PLCC packages.

1.2 PIN DESCRIPTION

RESET

The ST8002 can be initialized by the RESET input signal, active low. This event is considered as the first priority interrupt for the core. Refer to Part 5 (ST8002 INTERRUPT STRUCTURE) for more detailed information.

INT

INT is the external, software maskable interrupt. It can be activated in two different ways (negative edge or negative edge & level sensitive) depending of the User Mask Option. Refer to part 5 (ST8002 INTERRUPT STRUCTURE) for more detailed information.

PA0-PA7 / PB5-PB7 / PC0-PC7

Standard bi-directionnal I/O lines. Port A, Port B and Port C are each made of 8 lines. Refer to Part 8 (I/O PORTS) for detailed information.

PD5

One bi-directionnal I/O line of Port D.

PD7

Input only line of port D. PD7 and ICAP signals share the same pin (pin 25).

OCMP

This Output Compare signal is provided by the Timer System Output Compare Logic. Refer to Part 9 (16 BIT TIMER) for detailed information.

ICAP

This Input Capture signal is used by the Timer system for signals / Events measurement purposes. Refer to Part 9 (16 BIT TIMER) for detailed information.

OSCIN, OSCOUT

Oscillator input and output pins. These pins must be connected to a parallel resonant crystal or ceramic. An external clock source can also be inputted thru OSCIN. Refer to part 6 (CLOCK) for additionnal information about oscillator characteristics.

VDD

Single power supply voltage 3 to 6 volts.

VSS

Ground

PART 3 . CENTRAL PROCESSING UNIT

3.1 INTRODUCTION

This CPU is an 8 bit microprocessor whose instruction set is defined in PART 4. The fully static design allows operation at frequencies down to DC, further reducing its low-power consumption.

3.1.1 HARDWARE FEATURES

- HCMOS Technology
- 8 bit architecture
- Up to 16 bit address bus
- Six internal registers :
- Accumulator (8 bits)
- 2 Index Registers (8 bits)
- Program counter (up to 16 bits)
- Stack Pointer (up to 8 bits)
- Code Condition Register
- Power saving HALT, WAIT and data retention modes
- Fully static operation

3.1.2 SOFTWARE FEATURES

- 74 basic instructions
- 8X8 unsigned multiply instruction
- 17 addressing modes
- True bit manipulation.
- Two power save standby modes (WAIT, HALT).
- Refer to PART 4. (ST8 instruction set) for a complete description of the instruction set.

3.2 CPU REGISTERS

The CPU contains six registers, as shown in the programming model of Figure 3.1.

Following an interrupt, the registers are stacked in the order shown in Figure 3.2. The Y index register is never stacked.

3.2.1 ACCUMULATOR (A)

The accumulator is an 8 bit general purpose register used to hold operands and results of the arithmetic calculations and to perform data manipulations.

Figure 3.1 . Programming Model





Figure 3.3 : MEMORY MAP

\$0000	I/O 32 Bytes	0000	Port 8 Bytes	0000	Port A Data Register	\$0
					Port B Data Register	\$0
					Port C Data Register	\$0
\$001F		0031	Unused 10 Bytes		Port D Fixed Input Register	\$0
\$0020	User ROM 48 Bytes	0032			Port A Data Direction Register	\$0
					Port B Data Direction Register	\$0
\$004F		0079	Timer 10 Bytes		Port C Data Direction Register	\$0
\$0050	Unused 48 Bytes	0080			Port D Data Direction Register	\$0
\$007F		127			Unused	\$0
\$0080	RAM 128 Bytes	128	Unused Bytes		Unused	\$0
\$00BF		0191		0031	Unused	\$0
\$00C0	Stack 64 Bytes	0192			Unused	\$0
\$00FF		0255			Unused	\$0
\$0100	User ROM 2048 Bytes	0256			Unused	\$0
					Unused	\$1
					Unused	\$1
					Timer Control Register	\$1
					Timer Status Register	\$1
\$08FF		2303			Input Capture High Register	\$1
\$0900	Unused 5876 Bytes	2304			Input Capture Low Register	\$1
					Output Compare High Register	\$1
					Output Compare Low Register	\$1
					Counter High Register	\$1
					Counter Low Register	\$1
\$1FEF		8175			Alternate Counter High Register	\$1
\$1FF0	User Vectors 16 Bytes	8176			Alternate Counter Low Register	\$1
					Unused	\$1
					Unused	\$1
\$1FFF		8191			Unused	\$1

Figure 3.2: Stacking Order



3.2.2 INDEX REGISTER (X AND Y)

These 8-bit registers are used to create an effective address. They are also used for data manipulations with the read-modify-write type of instructions as well as a temporary storage register when not performing addressing operations. To indicate if an instruction refers to the Y index register and not to the X one, a precede instruction (PRE) is generated by the cross assembler. The Y index register is not pushed onto stack when an interrupt occurs.

3.2.3 PROGRAM COUNTER

The program counter is a register of 16 bits max containing the address of the next instruction to be executed by the processor.

3.2.4 STACK POINTER (SP)

The stack pointer is a register of 8 bits max containing the address of the next free location on the push-down/pop-up stack.

NOTE

The stack pointer can be placed either on page 0 (\$0000 to \$00ff) or on page N (\$0N00 to \$0Nff). Refer to 3.3 (Memory map) for stack position and depth inside the ram area. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external reset and during a reset stack pointer (RSP) instruction, the stack pointer is set to its upper limit. Nested interrupt and/or subroutines may use up to 256 (decimal) locations, in the case of an 8 bit stack.

When the maximum number of location is exceeded, the stack pointer wraps around and points to its upper limit and loses the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five RAM bytes.

3.2.5 CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed as well as the state of the processor. These bits can be individually tested by a program and specified action taken as a result of their state. The following paragraphs describe each bit.

Half carry bit (H)

The H bit is set to 1 when a carry occurs between bits 3 and 4 of the ALU during an ADD or ACC instruction. The H bit is used in binary coded decimal subroutines.

Interrupt mask bit (I)

When the I bit is set, all interrupts are disabled. Clearing this bit enables the interrupts. If an external interrupt occurs while the I bit is set, the interrupts are latched and is processed after the I bit are next cleared ; therefore, no interrupts are lost.

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logic one).

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

Carry/borrow (C)

Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test, branch instructions, shifts and rotates.

3.3 MEMORY MAP

As shown in Figure 3.3, the MCU is capable of addressing 8192 bytes of memory and I/O registers with its program counter. ST8002 MCU has implemented 2258 bytes of these locations. The first 256 bytes of memory (page zero) include: 18 bytes of I/O features such as data ports, port DDRs, timer registers. 48 bytes of user ROM, and 128 bytes of RAM. The next 2048 bytes complete the user ROM.

The highest address bytes contain the user defined reset and the interrupt vectors. The 128 bytes of user RAM include up to 64 bytes for the stack. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

PART 4 . INSTRUCTION SET

4.1 INSTRUCTION SET

Note: This chapter is an overview of the ST8 family instruction set. Refer to SGS-THOMSON appropriate documentation (ST8 macro assembler user's guide / ST8 programming manual) for detailed information.

THE ST8 INSTRUCTION SET IS AN 8 BIT DATA BASED INSTRUCTION SET THAT CAN BE DIVIDED INTO FIVE MAJOR GROUPS:

GROUP 1 = REGISTER / MEMORY AND ABSOLUTE JUMP GROUP

In this group of instructions, the operands can be the accumulator, the X index register, the Y index register or any "effective memory address" obtained by the different addressing modes.

Examples: - LD <ea>, a - means that the memory byte located at address <ea> is loaded with the 8 bit content of the accumulator a.

GROUP 2 = READ - MODIFY - WRITE GROUP

These instructions can read a register or a memory location, modify its content and write the new value back.

Example: - RRC <ea> - means that the content of the memory byte located at address <ea> is rotated right through the carry bit, result written in memory <ea> and carry bit.

GROUP 3 = BIT MANIPULATION AND TEST GROUP

Test instructions can test any bit of the first 256 memory locations and jump conditional within an 8 bit pc-relative displacement.

Example: - BTJT <ea>, #b, ee - corresponds to the relative jump (displacement = ee) if bit number #b of memory location <ea> is set. (Bit test and jump if true).

Bit manipulation instructions can set or reset any bit within the first 256 memory locations, except for ROM (\$20-\$4F) and registers located at addresses \$03, \$0B, \$10, \$13, \$14 and \$15.

Example: - BSET <ea>, #b - sets the bit #b of memory location <ea>.

GROUP 4 = PC-RELATIVE JUMP GROUP

These instructions execute a pc-relative jump (8bit displacement) depending on the state of flag bits inside the condition code register (H, I, N, Z, C flags).

Example: - JRC ee - jump relative if carry, displacement = ee

GROUP 5 = MISCELLANEOUS GROUP.

These instructions are mainly control instructions on registers, stack, interrupts, subroutines and power down modes. The multiply instruction is also included in this group. It performs an 8 by 8 bit unsigned multiplication between index register and accumulator, result given on 16 bits (on acc. and index registers).

4.2 ADDRESSING MODES:

The CPU uses 17 different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing mode make it possible to locate data labels, code conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) allow access of tables throughout memory. Short absolute (direct) and long absolute (extended) addressings are also included. Extended addressing permits jump instructions to reach all memory. Tables in 4.3 show the addressing modes for each instructions.

The term "effective address" (EA) is used in describing the various addressing modes, and is defined as the address to or from which the argument for an instruction is fetched or stored". The 17 addressing modes of the processor are described below. Parentheses are used to indicate "content of" the memory location or register referred to e.g. (PC) indicates the content of the location pointed to by the PC.

*LSBEA is used to represent the least significant byte of EA and MSBEA the most significant one.

USING A PRE-BYTE

In order to extend the number of op-codes available for an eight bit CPU (256 op-codes), three "pre-byte" op-codes have been introduced. These pre-byte have to be seen as "pre-instructions" that modify the meaning of the following instruction.

The whole instruction become:

- n-1 End of previous instruction
- n Pre-byte
- n Op-code
- n ... (operand if needed)
- n+1 Pre-byte or Op-code of next instruction.

These pre-bytes introduce two possibilities:

- Use of Y as the index register instead of the X (pre-byte Y Direct = PDY = \$90)
- Use of Indirect addressing mode. Each time the indirect memory addressing mode is selected, a pre-byte must precede the instruction OP-code (\$91 or \$92). Refer to 4.3 (OP-code tables) for detailed examples. Indirect indexed addressing can be also defined with X as index (PIX = \$92) or with Y as index (PIY = \$91)

4.2.1 . INHERENT

In inherent instructions, all the information needed to execute the instruction is contained in the Op-code. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

4.2.2 . IMMEDIATE

In immediate address addressing the operand is stored in the byte immediately following the Op-code.

4.2.3 . DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the Op-code byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction.

4.2.4 . EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the op-code. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory.

4.2.5 . INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in one of the 8-bit index register (X or Y). To access Y, the preceding instruction PRE is used prior to the instruction using the indexed, no offset addressing mode. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or addressing of a frequently referenced RAM or I/O location.

4.2.6 . INDEXED, 8BIT OFFSET

The EA is obtained by adding the contents of the second instruction byte to the appropriate index register. This mode allows addressing of 256 locations of the 511 lowest memory locations:

4.2.7. INDEXED, 16 BIT OFFSET

The EA is obtained by adding the 16-bits unsigned value composed by the second (MSB) and the third

(LSB) instruction bytes to the appropriate index register. This mode allows addressing of 256 locations anywhere in the memory map.

4.2.8 .RELATIVE

The relative addressing mode is used for branch instruction (e.g. Branch on bit, Branch on condition, Branch subroutine). The branch address (new value of PC) is calculated by adding to the content of the PC, one 8 bit signed value (displacement). This means that the variation of PC value is in the range -126 to +129:

4.2.9 . BIT SET/ CLEAR

Bit Set / Clear mode is used to modify one single bit of a memory location in page zero. This is achieved by a read modify write mode. The position of the bit is given on 3 bits included in the op-code and the memory location is given by the second byte (direct addressing mode).

4.2.10 . BIT TEST AND BRANCH

Bit test and branch mode gives a relative branch according to the value of a single bit of a memory location in page zero (like Bit Set / Clear mode). Three bytes are needed to specify this kind of instruction:

- Op-code which contains the position of the tested bit in the Memory location concerned
- Memory location to be located EA1.
- Displacement (8 bit signed value), if test true, the displacement is added to the content of the PC.

4.2.11 . SHORT INDIRECT

For this mode the effective address is obtained in two steps :

The second byte of the instruction is used as a page zero address. The content of memory location pointed by this address is the effective address :

- LSBEA = ((PC + 1)) ; PC <---PC + 2
- MSBEA = 00

This mode could be called the "indirect direct" mode because the second step is the same as the one of direct mode.

4.2.12 . LONG INDIRECT

In the long indirect mode the second byte of the instruction is used as a zero page pointer. The most significant byte of the EA is the content of this location. The least significant byte is found in the content of the following zero page location (increment the pointer) :

- MSBEA = ((PC + 1)) ; PC <---PC + 2
- LSBEA = ((PC + 1) + 1)

This mode could be call "indirect extended" mode because, after picking the EA, it is similar to the previous extended mode. Three bytes including the pre-byte are needed to describe this mode.

4.2.13 . SHORT INDIRECT INDEXED

For this mode the effective address is obtained in three steps.

The second byte of the instruction is used as a page zero address. The content of the memory location pointed by this address is added to the value of the index register. The result is the EA.

- $LSBEA = ((PC + 1)) + Index ; PC \leftarrow PC + 2$
- $MSBEA = Carry$
- Index = X or Y according to the pre-byte (PIX or PIY)

4.2.14 . LONG INDIRECT INDEXED

In long indirect indexed mode the second byte of the instruction is used as a zero page pointer. A 16 bit word is read using this pointer (Most significant byte is byte pointed, Least significant byte is found in the content of the following location). The effective address is done by adding the index register value to these two bytes:

- $MSBEA = ((PC + 1)) + Carry ;$
 $PC \leftarrow PC + 2$

- $LSBEA = ((PC + 1) + 1) + Index$
- Index = X or Y according to the pre-byte (PIX or PIY)

4.2.15 . INDIRECT RELATIVE

The indirect relative addressing mode is working as the relative mode but the displacement is not the content of the second byte of the instruction. This content is used as a zero page address where the displacement is located.

- $LSBEA = LSBPC + 2 + ((PC + 1)) ;$
 $PC \leftarrow EA$, if branch taken
- $MSBEA = MSBPC + CARRY$
- Otherwise, $EA = PC \leftarrow PC + 2$

4.2.16 . INDIRECT BIT SET / CLEAR

Indirect Bit Set / Clear mode is working like Bit Set / Clear mode except that the modified byte address is not the content of the second byte of the instruction. This content is used as a zero page address where the concerned byte is located.

4.2.17. INDIRECT BIT TEST AND BRANCH

Indirect Bit test and branch mode works as previous Test and branch mode but the tested byte is addressed as the modify byte in previous Indirect Bit Set / Clear.

4.3. MNEMONICS - OPCODES - CYCLES TABLES

The information given in this chapter is an overview of instruction possibilities. Refer to the "STB programming manual" document for complete information.

Each instruction of the five groups discussed in 4.1 is described in the next table.
In these tables the following symbols mean

EFFECTIVE ADDRESS SOURCE CODING		a	Accumulator a
		iX, X or Y	Index register (pre-byte 90 if Y)
#nn	Immediate	S	Stack pointer
ad8	Direct	CC	Condition Codes register
ad16	Extended	nn	8 bit immediate value
(iX)	Indexed, no offset	a 8	8 bit address
(d8,iX)	Indexed, 8 bit offset	a 16	16 bit address
(d16,iX)	Indexed, 16 bit offset	d8	8 bit signed offset
(ad8) or (ad16)	Memory indirect, no index	ee	8 bit PC-relative displacement
((ad8) , iX)	Memory indirect, post indexed	ad	Source coding of address
or ((ad16), iX)		b	3 bit , bit number
		< ea >	Effective address

EXAMPLE

FUNCTION	SOURCE CODING	ADDRESSING MODES
		Immediate
Load a with memory	LD a,< ea >	$2 A6^2$

Bytes

OP-Code

Cycles

GROUP 1 : REGISTER / MEMORY AND ABSOLUTE JUMP GROUP

FUNCTION	SOURCE CODING	ADDRESSING MODE					
		Immediate	Direct	Extended	Index 0	Index 8	Index 16
Load A with memory	LD a,<ea>	${}^2 A6^2$	${}^2 B6^3$	${}^3 C6^4$	${}^1 F6^3$	${}^2 E6^4$	${}^3 D6^5$
Load iX with memory	LD iX,<ea>	${}^2 AE^2$	${}^2 BE^3$	${}^3 CE^4$	${}^1 FE^3$	${}^2 EE^4$	${}^3 DE^5$
Load memory with A	LD <ea>,a	--	${}^2 B7^4$	${}^3 C7^5$	${}^1 F7^4$	${}^2 E7^5$	${}^3 D7^6$
Load memory with iX	LD <ea>,iX	--	${}^2 BF^4$	${}^3 CF^5$	${}^1 FF^4$	${}^2 EF^5$	${}^3 DF^6$
Add memory to A	ADD a,<ea>	${}^2 AB^2$	${}^2 BB^3$	${}^3 CB^4$	${}^1 FB^3$	${}^2 EB^4$	${}^3 DB^5$
Add memory and carry to A	ADC a,<ea>	${}^2 A9^2$	${}^2 B9^3$	${}^3 C9^4$	${}^1 F9^3$	${}^2 E9^4$	${}^3 D9^5$
Subtract memory to A	SUB a,<ea>	${}^2 A0^2$	${}^2 B0^3$	${}^3 C0^4$	${}^1 F0^3$	${}^2 E0^4$	${}^3 D0^5$
Subtract memory with carry	SBC a,<ea>	${}^2 A2^2$	${}^2 B2^3$	${}^3 C2^4$	${}^1 F2^3$	${}^2 E2^4$	${}^3 D2^5$
And memory to A	AND a,<ea>	${}^2 A4^2$	${}^2 B4^3$	${}^3 C4^4$	${}^1 F4^3$	${}^2 E4^4$	${}^3 D4^5$
Or memory with A	OR a,<ea>	${}^2 AA^2$	${}^2 BA^3$	${}^3 CA^4$	${}^1 FA^3$	${}^2 EA^4$	${}^3 DA^5$
Exclusive OR	XOR a,<ea>	${}^2 A8^2$	${}^2 B8^3$	${}^3 C8^4$	${}^1 F8^3$	${}^2 E8^4$	${}^3 D8^5$
Arithmetic Compare A	CP a,<ea>	${}^2 A1^2$	${}^2 B1^3$	${}^3 C1^4$	${}^1 F1^3$	${}^2 E1^4$	${}^3 D1^5$
Arithmetic Compare iX	CP iX,<ea>	${}^2 A3^2$	${}^2 B3^3$	${}^3 C3^4$	${}^1 F3^3$	${}^2 E3^4$	${}^3 D3^5$
Bit compare A and memory	BCP a,<ea>	${}^2 A5^2$	${}^2 B5^3$	${}^3 C5^4$	${}^1 F5^3$	${}^2 E5^4$	${}^3 D5^5$
Absolute Jump	JP <ea>	--	${}^2 BC^2$	${}^3 CC^3$	${}^1 FC^2$	${}^2 EC^3$	${}^3 DC^4$
Call subroutine	CALL <ea>	--	${}^2 BD^5$	${}^3 CD^6$	${}^1 FD^5$	${}^2 ED^6$	${}^3 DD^7$

GROUP 2 : READ - MODIFY - WRITE GROUP

FUNCTION	ADDRESSING CODING	ADDRESSING MODES						
		Inh a	Inh IX	Direct	Memory indirect	INDEX 0	Index +d8	Index +add8
Increment (Y index)	INC <ea>	1 4C ³	1 5C ³ 2 905C ⁴	2 3C ⁵	3 923C ⁷	1 7C ⁵	2 6C ⁶	3 926C ⁸
Decrement (Y index)	DEC <ea>	1 4A ³	1 5A ³ 2 905A ⁴	2 3A ⁵	3 923A ⁷	1 7A ⁵	2 6A ⁶	3 926A ⁸
Clear (Y index)	CLR <ea>	1 4F ³	1 5F ³ 2 905F ⁴	2 3F ⁵	3 923F ⁷	1 7F ⁵	2 6F ⁶	3 926F ⁸
One's Complement (Y index)	CPL <ea>	1 43 ³	1 53 ³ 2 9053 ⁴	2 33 ⁵	3 9233 ⁷	1 73 ⁵	2 63 ⁶	3 9263 ⁸
Negate (2's complement) (Y index)	NEG <ea>	1 40 ³	1 50 ³ 2 9050 ⁴	2 30 ⁵	3 9230 ⁷	1 70 ⁵	2 60 ⁶	3 9260 ⁸
Rotate Left thru Carry (Y index)	RLC <ea>	1 49 ³	1 59 ³ 2 9059 ⁴	2 39 ⁵	3 9239 ⁷	1 79 ⁵	2 69 ⁶	3 9269 ⁸
Rotate Right thru Carry (Y index)	RRC <ea>	1 46 ³	1 56 ³ 2 9056 ⁴	2 36 ⁵	3 9236 ⁷	1 76 ⁵	2 66 ⁶	3 9266 ⁸
Shift Left Logical (Y index)	SLL <ea>	1 48 ³	1 58 ³ 2 9058 ⁴	2 38 ⁵	3 9238 ⁷	1 78 ⁵	2 68 ⁶	3 9268 ⁸
Shift Right Logical (Y index)	SRL <ea>	1 44 ³	1 54 ³ 2 9054 ⁴	2 34 ⁵	3 9234 ⁷	1 74 ⁵	2 64 ⁶	3 9264 ⁸
Shift Left Arithmetic (Y index)	SLA <ea>	1 48 ³	1 58 ³ 2 9058 ⁴	2 38 ⁵	3 9238 ⁷	1 78 ⁵	2 68 ⁶	3 9268 ⁸
Shift Right Arithmetic (Y index)	SRA <ea>	1 47 ³	1 57 ³ 2 9057 ⁴	2 37 ⁵	3 9237 ⁷	1 77 ⁵	2 67 ⁶	3 9267 ⁸
Test for Negative or Zero (Y index)	TNZ <ea>	1 4D ³	1 5D ³ 2 905D ⁴	2 3D ⁴	3 923D ⁶	1 7D ⁴	2 6D ⁵	3 926D ⁷
Swap Nibbles (Y index)	SWAP <ea>	1 4E ³	1 5E ³ 2 905E ⁴	2 3E ⁵	3 923E ⁷	1 7E ⁵	2 6E ⁶	3 926E ⁸

GROUP 3 : BIT MANIPULATION AND TEST GROUP

FUNCTION	SOURCE CODING	ADDRESSING MODES	
		Direct	Memory Indirect
		ad8	[ad8]
Bit Set	BSET < ea > , # b	$2 (10+2*b)^5$	$3 92(10+2*b)^7$
Bit Reset	BRES < ea > , # b	$2 (11+2*b)^5$	$3 92(10+2*b)^7$
Bit Test and Jump if True	BTJT < ea > , # b , ee	$3 (00+2*b)^5$	$4 92(00+2*b)^7$
Bit Test and Jump if False	BTJF < ea > , # b , ee	$3 (01+2*b)^5$	$4 92(01+2*b)^7$

GROUP 4 : PC-RELATIVE JUMP GROUP

FUNCTION	SOURCE CODING	ADDRESSING MODES	
		Direct	Memory Indirect
		ad	+ [ad8] [ad8]
Jump Relative True	JRT ee	$2 20^3$	$3 9220^5$
(Jump Relative always)	JRA ee	$2 20^3$	$3 9220^5$
Jump Relative False	JRF ee	$2 21^3$	$3 9221^5$
Jump Relative if Unsigned Greater than	JRUGT ee	$2 22^3$	$3 9222^5$
Jump Relative if Unsigned Lower or Equal	JRULE ee	$2 23^3$	$3 9223^5$
Jump Relative if No Carry	JRNC ee	$2 24^3$	$3 9224^5$
Jump Relative if Unsigned Greater or Equal	JRUGE ee	$2 24^3$	$3 9224^5$
Jump Relative if Carry	JRC ee	$2 25^3$	$3 9225^5$
Jump Relative if Unsigned Lower than	JRULT ee	$2 25^3$	$3 9225^5$
Jump Relative if Not Equal	JRNE ee	$2 26^3$	$3 9226^5$
Jump Relative if Equal	JREQ ee	$2 27^3$	$3 9227^5$
Jump Relative if Half Carry	JRH ee	$2 28^3$	$3 9228^5$
Jump Relative if Not Half Carry	JRNH ee	$2 29^3$	$3 9229^5$
Jump Relative if Plus	JRPL ee	$2 2A^3$	$3 922A^5$
Jump Relative if Minus	JRMI ee	$2 2B^3$	$3 922B^5$
Jump Relative if Not Interrupt Mask	JRNM ee	$2 2C^3$	$3 922C^5$
Jump Relative if Interrupt Mask	JRM ee	$2 2D^3$	$3 922D^5$
Jump Relative if Interrupt Line Low	JRIL ee	$2 2E^3$	$3 922E^5$
Jump Relative if Interrupt Line High	JRIH ee	$2 2F^3$	$3 922F^5$
Call Subroutine Relative	CALLR ee	$2 AD^6$	$3 92AD^8$

GROUP 5 : MISCELLANEOUS GROUP

FUNCTION	SOURCE CODING		NO INDEX OR X	Y INDEX
Multiply (iX, A = iX * A)	MUL	iX , a	₁ 42 ¹¹	₂ 9042 ¹²
Load iX with acc. a content	LD	iX , a	₁ 97 ²	₂ 9097 ³
Load acc. a with iX content	LD	a , iX	₁ 9F ²	₂ 909F ³
Load Stack p. with acc. a content	LD	S , a	₁ 95 ²	--
Load acc. a with Stack p. content	LD	a , S	₁ 9E ²	--
Load Stack p. with iX content	LD	S , iX	₁ 94 ²	₂ 9094 ³
Load iX with Stack p. content	LD	iX , S	₁ 96 ²	₂ 9096 ³
Load X reg. with Y reg. content	LD	X , Y	₁ 93 ²	--
Load Y reg. with X reg. content	LD	Y , X	--	₂ 9093 ³
Push acc. a onto the Stack	PUSH	A	₁ 88 ³	--
Pop acc. a from the Stack	POP	A	₁ 84 ⁴	--
Push iX onto the stack	PUSH	iX	₁ 89 ³	₂ 9089 ⁴
Pop iX from the Stack	POP	iX	₁ 85 ⁴	₂ 9085 ⁵
Push Condition Codes onto the Stack	PUSH	CC	₁ 8A ³	--
Pop Condition Codes from the Stack	POP	CC	₁ 86 ⁴	--
Reset Carry Flag	RCF		₁ 98 ²	--
Set Carry Flag	SCF		₁ 99 ²	--
Reset Interrupt Mask	RIM		₁ 9A ²	--
Set Interrupt Mask	SIM		₁ 9B ²	--
Reset Stack Pointer	RSP		₁ 9C ²	--
No Operation	NOP		₁ 9D ²	--
Interrupt Routine Return	IRET		₁ 80 ⁹	--
Subroutine Return	RET		₁ 81 ⁶	--
Software Trap	TRAP		₁ 83 ¹⁰	--
Halt	HALT		₁ 8E ²	--
Wait For Interrupt	WFI		₁ 8F ²	--

PART 5 . RESET AND INTERRUPTS

5.1 RESETS

The ST8002 has two reset modes : an active low external reset pin ($\overline{\text{RESET}}$) and a power-on reset function (POR). Refer to Figure 5.1 for timing sequence diagram.

5.1.1 RESET PIN

The Reset input pin is used to reset the MCU to provide an orderly software startup procedure. When using the external reset mode, the $\overline{\text{RESET}}$ pin must stay low for a minimum of one and one half t_{cyc} . The $\overline{\text{RESET}}$ pin contains an internal Schmitt Trigger as part of its input to improve noise immunity

5.1.2 POWER-ON RESET

The power-On reset occurs when a positive transition is detected on V_{DD} . The power-on reset is strictly used for power up conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a $4096 t_{\text{cyc}}$ delay from the time that the oscillator becomes active. If the external $\overline{\text{RESET}}$ pin is low at the end of the $4096 t_{\text{cyc}}$ time out, the processor remains in the reset condition until $\overline{\text{RESET}}$ goes high. The user must ensure that V_{DD} has risen to a point where the MCU can operate properly prior to the time the 4096 POR reset cycles have elapsed. If there is doubt, the external $\overline{\text{RESET}}$ pin should remain low until V_{DD} has risen to the minimum operating voltage specified.

Table 5.2 shows the actions of the two resets on internal circuits, but not necessarily the order of occurrence (X indicates that the condition occurs for the particular reset).

5.2 INTERRUPTS

Systems often require normal processing to be interrupted in order to handle external events. The ST8002 may be interrupted by different methods : either one maskable hardware interrupts (INT or TIMER) or a non-maskable software interrupt (TRAP).

Timer interrupt has several flags which will cause the interrupt.

Generally, interrupt flags are located in read-only status registers, whereas their equivalent enable bits are located in associated control registers. The interrupt flags and enable bits are never contained in the same register. If the enable bit is a logic zero it blocks the interrupt from occurring but does not in-

hibit the flag from being set. Reset clears all enable bits to disable interrupts during the reset procedure.

The general sequence for clearing an interrupt is a software sequence of first accessing the status register while the interrupt flag is set, followed by a read or write of an associated register. When any of these interrupts occur, and if the enable bit is a logic one, normal processing is suspended at the end of the current instruction execution.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) is set to prevent additional interrupts. The appropriate interrupt vector then points to the starting address of the interrupt service routine (refer to figure 5.3 for vector location). Upon completion of the interrupt service routine, the IRET instruction (which is normally a part of the service routine) causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Figure 3.2 (Part 3). The internal interrupt timing diagram is shown on Figure 5.7. The interrupt latency may be calculated as : 11 cycles plus the time to complete the current running instruction.

5.2.1 HARDWARE CONTROLLED INTERRUPT SEQUENCE

The three functions, $\overline{\text{RESET}}$, HALT and WFI, are not in the strictest sense interrupts ; however, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in Figure 5.4 and for HALT and WFI are provided in Figure 5.5

(a) A low input on the $\overline{\text{RESET}}$ input pin causes the program to vector to its starting address which is specified by the contents of memory locations $\$1\text{FFE}$ and $\$1\text{FFF}$. The I bit in the condition code register is also set. Much of the MCU is configured to a known state during this type of reset as previously described in paragraph 5.1.

(b) The HALT instruction causes the oscillator to be turned off and the processor to "sleep" until an external interrupt (INT) or reset occurs.

(c) The WFI instruction causes all processor clocks to stop, but leaves the Timer clocks running. This "rest" state of the processor can be cleared by reset, external interrupt (INT) or Timer Interrupt.


Figure 5.1 . Power-on Reset And $\overline{\text{RESET}}$ 

Table 5.2 . Reset Action On Internal Circuit

Condition	RESET Pin	Power-On Reset
Timer Prescaler reset to Zero State.	X	X
Timer Counter Configured to \$FFFC.	X	X
Timer Output Compare (OCMP) Bit Reset to Zero.	X	X
All Timer Interrupt Enable Bits Cleared (ICIE, OCIE and TOIE) to disable timer interrupts.	X	X
The OVL timer bit is cleared by reset.	X	X
All data direction registers cleared to zero (input).	X	X
Configure stack pointer to \$00FF.	X	X
Force internal address bus to restart vector (\$1FFE-\$1FFF).	X	X
Set I bit in condition code register to a logic one.	X	X
Clear halt latch.	X*	X
Clear External Interrupt latch.	X	X
Clear WAIT latch.	X	X

* Indicates that TIMEOUT still occurs

5.2.2 . SOFTWARE INTERRUPT (TRAP)

The software TRAP is an executable instruction. The action of the instruction is similar to the hardware interrupt. TRAP is executed regardless of the state of the interruptmask (I bit) in the condition code register. The interrupt service routine address is specified by the contents of memory location \$1FFC and \$1FFD.

5.2.3 . EXTERNAL INTERRUPT

If the mask (I bit) of the condition code register has been cleared and the external interrupt pin (INT) has gone low, then the external interrupt is recognized. When the interrupt is recognized, the current state of the CPU is pushed into the stack and the I bit is set, which masks further interrupts until the present

one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FFA and \$1FFB. A level-sensitive and negative edge-sensitive trigger, or a negative edge-sensitive only trigger are available as a mask option. Figures 5.6 and 5.7 show both a functional and mode timing diagram for the interrupt line. The first method shows single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the number of cycles required to execute the interrupt service routine plus 21 cycles. Once a pulse occurs, the next pulse should not occur until the MCU software has exited the routine (an IRET instruction occurs).

* Indicates that Timeout still occurs.

Table 5.3 . Vector Addresses for Interrupts and Reset

Register	Flag Name	Interrupts	CPU Interrupts	Vector Address
N/A	N/A	Reset	RESET	\$1FFE-\$1FFF
N/A	N/A	Software	TRAP	\$1FFC-\$1FFD
N/A	N/A	External Interrupt	INT	\$1FFA-\$1FFB
Timer Status	ICF	Input Capture	TIMER	\$1FF8-\$1FF9
	OCF	Output Compare	"	"
	TOF	Timer Overflow	"	"

Figure 5.6 shows several interrupt lines "wired-ORed" to form the interrupts at the processor. Thus, if after servicing one interrupt the interrupt line remains low, then the next interrupt is recognized. The internal interrupt latch is cleared in the first part of the service routine; Therefore, one, and only one, external interrupt pulse could be latched during T_{ILIL} and serviced as soon as the I bit is cleared.

5.2.4 . TIMER INTERRUPT

There are three different timer interrupt flags that will cause a timer interrupt whenever they are set and enabled. These three interrupt flags are found in the three most significant bits of the timer status register (TSR, location \$13) and all three will vector to the same interrupt service routine (\$1FF8-\$1FF9).

All interrupt flags have corresponding enable bits (ICIE, OCIE and TOIE) in the timer control register (TCR, location \$12). Reset clears all enable bits, thus preventing an interrupt from occurring during the reset time period. The actual processor interrupt is generated only if the I bit in the condition code register is also cleared. When the interrupt is recognized the current machine state is pushed into the stack and I bit is set.

This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FF8 and \$1FF9. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to Part 9 "PROGRAMMABLE TIMER" for additional information about the timer circuitry.

5.3 . LOW POWER MODES

5.3.1 . HALT INSTRUCTION

The HALT instruction places the ST8002 in its lowest power consumption mode. In the HALT mode the internal oscillator is turned off, causing all inter-

nal processing to be halted; During the HALT mode the I bit in the condition code register is cleared to enable external interrupts.

All other registers and memory remain unaltered and all input/output line remains unchanged. The device continues until an external interrupt (INT) or reset is sent. Then, the internal I oscillator is turned on. The external interrupt or reset causes the program counter to vector to memory location \$1FFA and \$1FFB or \$1FFE and \$1FFF which respectively contain the starting address of the interrupt or the reset service routine.

5.3.2 . WFI INSTRUCTION

The WFI instruction places the ST8002 in a low power consumption mode, but the WFI mode consumes somewhat more power than the HALT mode. In the WFI mode, the internal clock remains active and all CPU processing is stopped; however, the programmable timer, serial peripheral interface and serial communications interface systems remain active. During the WFI mode, the I bit in the condition code register is cleared to enable all interrupts. All other registers and memory remain unaltered and all parallel input/output lines remain unchanged.

This continues until any interrupt or reset is sensed. At this time the program counter branches to the memory location (\$1FF8 through \$1FFF) which contains the starting address of the interrupt or reset service routine.

5.4 . DATA RETENTION MODE

The contents of RAM and CPU registers are retained at supply voltage as low as 2.0 Vdc. This is referred as the data retention mode, where the RAM data is held, but the device is not guaranteed to operate.

Figure 5.4. Hardware interrupt Flowchart




Figure 5.5 . HALT/WFI Flowchart




Figure 5.6. External Interrupt Function Diagram




Figure 5.7 .External Interrupt Mode Diagram





Figure 5.8. Interrupt Timing Diagram



PART 6 . CLOCK SYSTEM, WFI AND HALT MODES

6.1 . ON CHIP CLOCK SYSTEM - CHARACTERISTICS.

The ST8002 can be configured by mask option to accept either a Crystal/Ceramic resonator input or an RC network to control the internal oscillator. The internal clock (F_{OP}) is derived by a divide-by-two of the internal oscillator frequency (f_{osc}).

6.1.1 . CRYSTAL

The circuit shown in Figure 6.1 (b) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f_{osc} . Use of an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to paragraph 12 for V_{DD} and maximum frequency specifications.

CCrystal





	2 MHZ	4 MHZ	8MHz	Units
$R_{S_{MAX}}$	400	75	60	Ω
C_0	5	7	10	pF
C_1	8	12	15	nF
C_{OSCIN}	15-40	15-30	15-25	pF
C_{OSCOUT}	15-30	15-25	15-20	pF
R_P	10	10	10	M Ω
Q	30	40	60	K

Ceramic Resonator

	2-8 MHZ	Units
R_S (Typical)	10	Ω
C_0	40	pF
C_1	4.3	pF
C_{OSCIN}	30	pF
C_{OSCOUT}	30	pF
R_P	1-10	M Ω
Q	1250	

(a) Crystal / Ceramic Resonator Parameters

Figure 6.1 . Oscillator Connections



6.1.2 . CERAMIC RESONATOR

A ceramic may be used in place of the crystal in cost-sensitive applications. The circuit in Figure 6.1 (b) is recommended when using a ceramic resonator. Figure 6.1 (a) lists the recommended capacitance and feedback resistance values. The manufacturer of the particular ceramic resonator being considered should be consulted for specific information.

6.1.3 . RC


If the RC oscillator is selected, then a resistor is connected to the oscillator pins as shown in Figure 6.1 (d). The relation between R and f_{osc} is shown in Figure 6.6.

ure 6.6.

6.1.4 . EXTERNAL CLOCK

An external clock should be applied to the OSCIN input with the OSCOUT pin not connected, as shown in Figure 6.1(e). An external clock may be used with either the RC or crystal oscillator option. The t_{oxov} or t_{lch} specifications do not apply when using an external clock input. The equivalent specification of the external clock source should be used instead of t_{oxov} or t_{lch} .

Figure 6.6 . Typical Frequency vs Resistance For RC Oscillator Option ($V_{DD} = 5.0V$)



6.2 . LOW POWER MODES

6.2.1 . HALT INSTRUCTION

The HALT instruction places the CPU in its lowest power consumption mode. In the HALT mode the internal oscillator is turned off, causing all internal processing to be halted. Refer to Figure 6.3. During the HALT mode, the I bit of the condition code register is cleared to enable external interrupts. All other registers remain unaltered. This continues until an external interrupt or RESET is sensed while the oscillator is turned on, but the CPU remains inactive. When the oscillator has correctly restarted, the first code operation is fetched at starting address of the interrupt or reset service routine.

6.2.2 . WFI INSTRUCTION


The WFI instruction places the CPU in a low power consumption mode, but the WFI mode consumes

somewhat more power than the HALT mode. In the WFI mode, the internal clock remains active, and all CPU processing is stopped. However, the peripherals remain active. Refer to Figure 6.3. During the WFI mode, the I bit of the condition code register is cleared to enable any interrupt. All other registers remain unaltered. This continues until any interrupt or reset is sensed. At the time the program counter vectors to the memory location which contains the starting address of the interrupt or reset service routine.

6.2.3 . DATA RETENTION MODE

The contents of the CPU registers are retained at supply voltages as low as 2.0V_{CC}. This is referred to as the data retention mode, where the data RAM is held, but the device is not guaranteed to operate.

Figure 6.3 . HALT/WAIT Flowchart



PART 7 . ST8002 MICROPROCESSOR MODE

The ST8002 has not been designed to support any microprocessor mode (addressing external program memory).

PART 8 . INPUT OUTPUT PORTS PROGRAMMING

8.1 . INPUT/OUTPUT PORTS PROGRAMMING

8.1.1 PARALLEL PORTS

Ports A, B and C may be programmed as input or output under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each 8-bit port having an associated DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic zero. At power-on or reset, all DDRs are cleared, which configures all port A, B and C pins as inputs. The data direction registers are capable of being written to or read by the processor. Refer to Figure 8.1 and table 8.2 During the programming output state, a read of the data register actually reads the value of the output data latch and not the I/O pin.

8.1.2 PA0 - PA7

These eight I/O lines compose the port A. The state of any pin is software programmable and all port A lines are configured as input during power-on or reset.

8.1.3 PB5 - PB7

These 3 lines compose the port B. The state of any

pin is software programmable and all port B lines are configured as input during power-on or reset. All unused bits read as zeroes.

8.1.4 PC0 - PC7

These eight lines compose the port C. The state of any pin is software programmable and all port C lines are configured as input during power-on or reset.

8.1.5 PORT D5, D7

Port D is a 2 lines port.

PD5 is a bidirectionnal standard I/O pin.

Input or output function is defined by bit 5 of port D Data Direction Register (\$07).

PD7 is an input only line, shared with ICAP Timer input signal. Bit 4 of port D is always read as one ; the other bits always read as zeroes. On port D DDR register (\$07), all unused bits read as zeroes.


It is recommended that all unused inputs and I/O port be tied to an appropriate logic level (e.g., either V_{DD} or V_{SS}).

I/O PIN FUNCTIONS

R/W*	DDR	I/O pin functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

* R/W is an internal signal.

Figure 8.1 . Parallel Port I/O Circuitry



PART 9 . 16 BIT TIMER

9.1 . INTRODUCTION

9.1.1 . GENERAL

The 16-bit programmable timer can be used for many purposes including pulse length measurement of one input signal and generating one output signal waveform. Pulse lengths for both input and output signals can vary from several microseconds to many seconds. The timer is preceded by a manufacturing mask option programmable prescale

- Mask option 1 : The prescaler divides by 8 the internal processor clock
- Mask option 2 : The prescaler divides by 4 the internal processor clock
- Mask option 3 : The prescaler divides by 2 the internal processor clock.

Depending of the mask option, the timer is also capable of generating periodic interrupts or indicating passage of an arbitrary multiple of 2,4 or 8 numbers of MCU cycles. Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers.

These registers contain the "high byte" and "low byte" of that function. However an access of the "high byte" inhibits that specific Timer capability until the "low byte" is also accessed. The programmable Timer capabilities are provided by using the following 10 addressable 8-bit registers :

- Timer Control Register (TCR);
- Timer Status Register (TSR);
- Input Capture High Register (ICHR);
- Input Capture Low Register (ICLR);
- Output Compare High Register (OCHR);
- Output Compare Low Register (OCLR);
- Counter High Register (CHR);
- Counter Low Register (CLR);
- Alternate Counter High Register (ACHR);
- Alternate Counter Low Register (ACLR);

9.2 . CONNECTIONS

9.2.1 . CONNECTIONS TO EXTERNAL DEVICES


There are 2 connections to external devices

- Input Capture Pins (ICAP)
- Output Compare Pins (OCMP).

9.2.2 . CONNECTIONS TO INTERNAL MCU BUS

- PHI2 : Internal Processor Clock
- \overline{CS} : Chip Select
- R/W : Read / Write
- POR : Power On Reset
- \overline{INT} : Timer Interrupt.
- DATA BUS
- ADDRESS BUS


Figure 9.1 . Programmable Timer Block Diagram



9.3 . HARDWARE FUNCTIONAL DESCRIPTION


9.3.1 . TIMER STATE TIMING DIAGRAM FOR RESET

Mask option 1 : Internal Processor clock divided by 8



Note: Counter Register and Timer Control Register are the only registers affected by power-on or external reset.


Mask Option 2 : Internal Processor Clock Divided by 4



Note: Counter Register and Timer Control Register are the only registers affected by power-on or external reset.

9.3.1 . (Continued)


Mask Option 3 : Internal Processor Clock Divided by 2



Note: Counter Register and Timer Control Register are the only registers affected by power-on or external reset.


9.3.2 . TIMER STATE TIMING DIAGRAM FOR TIMER OVERFLOW

Mask option 1 : Internal Processor clock divided by 8




Note: The TOF-BIT is set by a transition of the free running counter from \$FFFF to \$0000. It is cleared by a processor access of the Timer Status Register (with TOF set) followed by an access (read or write) to the low byte of the Counter Low Register (CLR).

9.3.2 . (Continued)

Mask Option 2 : Internal Processor Clock Divided by 4


Note: The TOF-BIT is set by a transition of the free running counter from \$FFFF to \$0000. It is cleared by a processor access of the Timer Status Register (with TOF set) followed by an access (read or write) to the low byte of the Counter Low Register (CLR).

Mask Option 3 : Internal Processor Clock Divided by 2

Note: The TOF-BIT is set by a transition of the free running counter from \$FFFF to \$0000. It is cleared by a processor access of the Timer Status Register (with TOF set) followed by an access (read or write) to the low byte of the Counter Low Register (CLR).


9.3.3 . TIMER STATE TIMING DIAGRAM FOR OUTPUT COMPARE

Mask option 1 : Internal Processor clock divided by 8




- Note 1 The CPU write to the compare registers may take place at any time but a compare only occurs at timer state T01.
Thus a 8-cycles difference may exist between the write to the compare register and the actual compare.
- Note 2 :Internal compare takes place during timer state T01.
- Note 3 :OCF is set at timer state T11 which follows the comparison match (\$FFFC in this example).

Mask Option 2 : Internal Processor Clock Divided by 4



- Note 1 The CPU write to the compare registers may take place at any time but a compare only occurs at timer state T01.
Thus a 4-cycles difference may exist between the write to the compare register and the actual compare.
- Note 2 :Internal compare takes place during timer state T01.
- Note 3 :OCF is set at timer state T11 which follows the comparison match (\$FFFD in this example).

9.3.3 . (Continued)

Mask Option 3 : Internal Processor Clock Divided by 2


Note 1 : The CPU write to the compare registers may take place at any time but a compare only occurs at timer state T11.

Thus a 2-cycles difference may exist between the write to the compare register and the actual compare.

Note 2 : Internal compare takes place during timer state T11.

Note 3 : OCF is set at timer state T11 which follows the comparison match (\$FFFF in this example).


9.3.4 . TIMER STATE TIMING DIAGRAM FOR INPUT CAPTURE

Mask option 1 : Internal Processor clock divided by 8

Note: If the input edge occurs in the shaded area from one timer state T10 to the other timer state T10, the input capture flag is set during the next T11 state.


9.3.4 . (Continued)

Mask Option 2 : Internal Processor Clock Divided by 4



Note: If the input edge occurs in the shaded area from one timer state T10 to the other timer state T10, the input capture flag is set during the next T11 state.

Mask Option 3 : Internal Processor Clock Divided by 2



Note: If the input edge occurs in the shaded area from one timer state T10 to the other timer state T10, the input capture flag is set during the next T11 state.

9.4 SOFTWARE FUNCTIONAL DESCRIPTION

9.4.1 . COUNTER

The key element of the programmable Timer is a 16-bit free running counter or counter register, preceded by a fixed prescaler which divides the internal processor clock by two, four or eight according to the manufacturing mask option. The prescaler gives a Timer resolution of 0.5 microsecond for option 3, 1 microsecond for option 2 and 2 microsecond for option 1, with a 4 MHz processor clock. The counter is clocked to increasing values during the low portion of the internal processor clock. Software can read the counter at any time without affecting its value.

The double byte free running counter can be read from two locations called "Counter Register" or "Alternate Counter Register". A read sequence containing only a read of the least significant byte of the free running counter will receive the count value at the time of the read. If a read of the free running counter or counter alternate register first addresses the most significant byte it causes the least significant byte to be transferred into a buffer. This buffer value remains unchanged after the most significant byte is "read" even if the user reads the most significant byte several times. This buffer is accessed when reading the free running counter or counter alternate register least significant byte (CLR or ACLR), and thus completes the read sequence of the total counter value. Note that in reading either the free running counter or counter alternate register, if the most significant byte is read, the least significant byte must also be read in order to complete the sequence.

The free running counter is configured to \$FFFC during external reset and is always a read-only register. During a power-on reset (POR), the counter is also configured to \$FFFC and begins running the oscillator startup delay. Because the 16 bit free running counter is preceded by a mask option programmable divide by 2, 4 or 8 prescaler, the value in the free running counter repeats respectively every 131072, 262144, or 524288 internal processor clock.

When the counter rolls over from \$FFFF to \$0000, the Timer Overflow flag (TOF) bit is set (bit-5 of TSR). Timer interrupt is then enabled by setting the TOIE bit (bit 5 of TCR).

9.4.2 . INPUT CAPTURE

Input Capture High Register :

CTH7	CTH6	CTH5	CTH4	CTH3	CTH2	CTH1	CTH0
------	------	------	------	------	------	------	------

Input Capture Low register:

CTL7	CTL6	CTL5	CTL4	CTL3	CTL2	CTL1	CTL0
------	------	------	------	------	------	------	------

The Input Capture Register (ICR) is a 16-bit register, which is made up of two 8-bit register : the most significant byte register (ICHR) and the least significant byte register (ICLR).

These registers are read only and are used to latch the value of the free running counter after a defined transition is sensed by the input capture edge detector at pin ICAP. When an input capture occurs, the corresponding flag ICF (bit-7) in Timer Status Register (TSR) is set. The level transition of the input capture pin ICAP which triggers the counter transfer for ICR is defined by the corresponding input edge bit IEDG (bit-1) of the Timer Control Register (TCR).

- IEDG1 = 0 = Negative Edge Sensitive
- IEDG1 = 1 = Positive Edge Sensitive.

Hardware circuitry has to provide protection from generating a wrong input capture when changing the edge sensitivity option of ICAP pin (IEDG-bit). The Input Capture Register is undetermined at power-on and is not affected by an external reset. An interrupt can also accompany an input capture provided the corresponding interrupt enable bit, ICIE (bit-7 of Timer Control Register) is set.

The result obtained by an input capture will be one more than the value of the free running counter on the rising edge of the internal processor clock preceding the external transition (refer to 9.3.4). This delay is required for internal synchronisation.

The free running counter is transferred to the input capture Register on each proper signal transition regardless of whether the Input Capture Flag ICF (bit-7 of Timer Status Register) is set or clear. The Input Capture Register always contains the free running counter value which corresponds to the most recent input capture.

After a read of the most significant byte of the Input Capture Register (ICHR), counter transfer of input capture is inhibited until the least significant byte of input capture Register (ICLR) is also read. This characteristic forces the minimum pulse period attainable to be determined by the time used in the capture software routine and its interaction with the main program.

A read of the least significant byte of the input Capture Register (ICLR) does not inhibit the free running transfer. Again, minimum pulse periods are the ones which allow software to read the least significant byte and perform needed operations. There is no conflict between the read of the Input Capture Register and the running counter transfer since they occur on opposite edges of the internal processor clock.

9.4.3 . OUTPUT COMPARE REGISTERS

Output Compare Registers can be used for several purposes such as controlling an output waveform or indicating when a period of time has elapsed. The Output Compare Registers are unique because all bits are readable and writable and are not affected by the Timer hardware.

Power-on or external reset does not affect the contents of these registers, and if the compare functions are not utilised, the two bytes of the Output Compare Registers can be used as storage locations.

Output Compare High Register :

CMH7	CMH6	CMH5	CMH4	CMH3	CMH2	CMH1	CMH0
------	------	------	------	------	------	------	------

Output Compare Low Register 1 :

CML7	CML6	CML5	CML4	CML3	CML2	CML1	CML0
------	------	------	------	------	------	------	------

The Output Compare Register (OCR) is a 16-bit register, which is made up of two 8-bit registers: The most significant byte register (OCHR) and the least significant byte register (OCLR). The contents of the Output Compare Register are compared with the contents of the free running counter once during every 2,4 or 8 internal processor clock periods according to the timer clock source mask option 1 (Fop /2), 2 (Fop /4) or 3 (Fop /8). If match is found, the Output Compare Flag OCF (bit-6 of Timer Status Register) is set and the corresponding output level OLVL1-bit (bit 0 of the Timer Control Register) is co-

pled to an output level latch connected to the OCOMP pin. The value in the output compares register and the output level bit register. It could be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.

An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit OCIE (bit-6 of the Timer Control Register) is set. After a processor write cycle to the Output Compare Register containing the most significant byte, the output compare function is inhibited until the least significant byte is also written. The user must write both bytes (locations) if the most significant byte is written first. A write made to only the least significant byte will not inhibit the compare function. The minimum time required to update the Output Compare Register is a function of the software program rather than the internal hardware. The output level bit (OLVL) is copied to the corresponding output level latch and hence, to the OCOMP pin regardless of whether the Output Compare Flag (OCF) is set or not.

9.4.4 . TIMER CONTROL REGISTER

The Timer Control Register (TRC) is an 8 bit read/write register. Three of these bits in this control register are the interrupts associated with the three flag bits found in the Timer status register (see section 9.4.5). One bit controls which edge is significant edge detector for the input capture (negative or positive). One bit controls the next values to be copied to the output level latches in response to successful output compares.

Timer Control Register :

ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
------	------	------	---	---	---	------	------

Bit-7 : ICIE

If the Input Capture Interrupt Enable (ICIE) is set, a Timer interrupt is enabled whenever the ICF status flag (in the Timer Status Register) is set. If the ICIE-bit is clear, the interrupt is inhibited. The ICIE-bit is cleared by power-on or external reset.

Bit-6 : OCIE

If the Output Compare Interrupt Enable (OCIE) is set, a Timer interrupt is enabled whenever the OCF status flag (in the Timer Status Register) is set. If the OCIE-bit is clear, the interrupt is inhibited. The OCIE-bit is cleared by power-on or external reset.

Bit-5 : TOIE

If the Timer Overflow Interrupt Enable (TOIE) is set, a Timer interrupt is enable whenever the TOF status flag (in the Timer Status Register) is set. If the TOIE-bit is clear, the interrupt is inhibited. The TOIE-bit is cleared by power-on or external reset.

Bit-1 : IEDG

The value of the IEDG-bit (Input Edge) determines which level transition on pin ICAP will trigger a free running counter transfer to the Input Capture Register .

The IEDG-bit is undetermined at power-on or external reset.

- IEDG = 0 = Negative Edge
- IEDG = 1 = Positive Edge

Bit-0 : OLVL

The value of OLVL-bit (output Level) is copied into the output level latch by the next successful output compare and will appear at pin OCMP.

The OLVL-bit and the output level latch are cleared by power-on or external reset.

- OLVL = 0 = Low Output
- OLVL = 1 = High Output.

9.4.5 . TIMER STATUS REGISTER

The Timer Status Register (TSR) is an 8-bit register of which the three most significant bits contain read-only status information. These five bits indicates the following.

- a) A proper transition has been taken at pin ICAP with an accompanying transfer of the free running counter content to the corresponding Input Capture Register.
- b) A match has been found between the free running counter and the Output compare Register OCR.
- c) A free running counter transition from \$FFFF to \$0000 has been sensed (Timer Overflow).

The timer Status Register is illustrated below and followed by a definition of each bit.

Timer Status Register :

ICF	OCF	TOF	0	0	0	0	0
-----	-----	-----	---	---	---	---	---

Bit-7 : ICF1

The Input Capture Flag (ICF) is set when a proper edge has been sensed by the input capture edge detector at pin ICAP. The edge is selected by the IEDG-bit in the Timer Control Register. It is cleared by a processor access of the Timer Status Register (with ICF set) followed by accessing (read or write) the low byte of the Input Capture Register (ICLR). The Input Capture Flag is undetermined at power-on, and is not affected by an external reset.

Bit-6 : OCF

The Output Compare Flag (OCF) is set when the content of the free running counter matches the content of the Output Compare Register. It is cleared by a processor access of the Timer Status Register (with OCF set) followed by accessing (read or write) the low byte of the Output Compare Register (OCLR).

The Output Compare Flag is undetermined at power-on, and is not affected by an external reset.

Bit-5 : TOF

The Timer Overflow Flag (TOF) is set by a transition of the free running counter from \$FFFF to \$0000. It is cleared by a processor access of the Timer Status Register (with TOF set) followed by accessing (read or write) the low byte of the counter low register (CLR).

The Timer Overflow Flag is undetermined at power-on, and is not affected by an external reset.

Note : An access to the Alternate Counter Register (ACLR or ACHR) does not affect the TOF-bit.

Accessing the Timer Status Register satisfies the first condition required to clear any status bits which happen to be set during the access. The remaining step is to access the register which is associated with the status bit. Typically, this presents no problem for the input capture and output compare function.

A problem may occur when using the timer overflow function and reading the free running counter at random times to measure on elapsed time. Without incorporating the proper precautions into software, the Timer Overflow Flag (TOG-bit) could unintentionally be cleared if :

- a) The Timer Status Register is accessed when TOF is set.

b) The least significant byte of the free running counter (CLR) is read but not for the purpose of servicing the flag.

9.4.6 . TIMER INTERRUPTS

There are three different Timer Interrupt Flags (ICF, OCF, TOF) that will cause a Timer interrupt whenever they are set and enable. These three interrupt flags are found in the most significant bits of the Timer Status Register (TSR).

There are three corresponding enable bits : ICIE for ICF, OCIE for OCF and TOIE for TOF. These enable bits are located in the Timer Control Register (TCR). Power-on and external reset clears all enable bits, thus preventing an interrupt from occurring during the reset time period. The general sequence for clearing an interrupt is a software sequence of accessing by a read or write of the low byte associated register.

9.4.7 . POWER-ON AND EXTERNAL RESET INFLUENCE

The timer Control Register and the free running counter are the only sections of the timer affected by a power-on or an external reset.

9.4.7.1 . Output Compare Functions

The OCMP output latch is forced low during reset and stays low until valid compares change them to a high level. Because the Output Compare Flags(OCF) and Output Compare Registers are undeterminate at power-on, and are not affected by an external reset, care must be exercise when initializing the output compare functions with software. The following procedure is recommended.

a) Write the "high" byte at the output compare register to inhibit further compares until the low byte is written.

b) Read the Timer Status Register to arm the OCF, bit if it is already set.

c) Write the Output Compare Register "low" byte to enable the output compare function with the flag clear.

The purpose of this procedure is to prevent the OCF, bit from being set between the time it is read and the write to the corresponding Output Compare Register.

9.4.8 WFI AND HALT

During the WFI mode the TIMER continues to operate normally and may generate an interrupt to trigger the CPU out of the WFI state.

During the HALT mode the TIMER holds its current state retaining all data, and resumes operations from this point when an external interrupt is received. If an external reset is received the TIMER value will be set at \$FFFC. A power-on detect has the same effect.

Another feature of the programmable timer is that in the HALT mode, if a least one valid input capture edge occurs at the ICAP pin, the corresponding input capture detect circuitry is armed. This action does not set any timer flags nor "wake-up" the MCU. But, when the MCU does wake up, there is an active input capture flag (and data) from the first valid edge that occurred during the HALT mode.

If the HALT mode is exited by an external reset then no such input capture flag or data action takes place even if there was a valid input capture edge (at the ICAP pin) during the MCU HALT mode.

PART 10. ST8002 ELECTRICAL SPECIFICATIONS

10.1. MAXIMUM RATINGS

The ST8002 device contains circuitry to protect the inputs againsts damage due to high static voltage or electric field. Never the less it is advised to take normal precautions and avoid to apply to this high impedance voltage circuit, any voltage higher than the maximum rated voltages. It is recommended for proper operation that V_{IN} and V_{OUT} be constrained to the range :

$$-V_{SS} \leq V_{IN} \text{ or } V_{OUT} \leq V_{DD}$$

To enhance reliability of operation, it is recommended to connect unused inputs to an appropriate logic voltage level such as V_{SS} or V_{DD} .

All the voltage in the following tables are referenced to V_{SS}

TABLE 10.1. MAXIMUM RATINGS (Voltage Referenced to V_{SS})

Symbol	Ratings	Value	Unit
V_{DD}	Supply Voltage	-0.3 to +7.0	V
V_{IN}	Input Voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
I	Current Drain Per Pin Excluding V_{DD} and V_{SS}	25	mA
T_A	Operating Temperature Range	T_L to T_H	°C
	ST8108B1 (Standard)	0 to +70	°C
	ST8108B6 (Extended)	-40 to +85	°C
	ST8108B3 (Automotive)	-40 to +125	°C
T_{STG}	Storage Temperature Range	-65 to +150	°C

TABLE 10.2. THERMAL CHARACTERISTICS

Symbol	Characteristics	Value	Unit
θ_{JA}	Thermal Resistance		°C/W
	Ceramic	50	
	Plastic	60	
	Plastic leaded Chip Carrier (PLCC)	70	


Figure 10.1. Equivalent Test Load

V_{DD} = 4.5V

Pins	R1	R2	C
PA0-PA7 PB5-PB7 PC0-PC7	3.26kΩ	2.38kΩ	50pF

V_{DD}= 3.0V

Pins	R1	R2	C
PA0-PA7 PB5-PB7 PC0-PC7	10.91kΩ	6.32kΩ	50pF



10.2. POWER CONSIDERATIONS

T_J, the average chip-junction temperature in Celsius can be calculated from the following equation:

$T_J = T_A + (P_D \cdot \theta_{JA})$ (1)

Where:

- T_A is the Ambient Temperature in °C,
- θ_{JA} i the Package Thermal Resistance, Junction-to-Ambient in °C/W,
- P_D the sum of P_{INT} and P_{I/O},
- P_{INT} equals I_{CC} time V_{CC}, Watts-Chip Internal Power
- P_{I/O} the Power Dissipation on Input and Output Pins, User Determined.

For most applications P_{I/O} < P_{INT} and can be neglected .

P_{PORT} may be significant if the device is configured to drive Darlington bases or sink LED Loads.

An approximate relationship between P_D and T_J (if P_{I/O} is neglected) is:

$P_D = K \cdot (T_J + 273^{\circ}C)$ (2)

Therefore :

$K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ (3)

Where K is constant pertaining to the particular part, K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A. Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A

Table 10.4. DC ELECTRICAL CHARACTERISTICS(V_{DD} = 5.0 V_{dc} ± 10%, V_{SS} = 0 V_{dc}, T_A = T_L to T_H unless otherwise noted)

Symbol	Characteristics	Min.	Typ.	Max.	Unit
V _{OL}	Output Voltage, Load ≤ 10.0 μA			0.1	V
V _{OH}		V _{DD} -0.1			V
V _{OH}	Output High Voltage (I _{LOAD} = 0.8 mA) PA0-PA7,PB5-PB7,PC0-PC7,OCMP ₁ (See Fig.9.2)	V _{DD} -0.8			V
V _{OH}	(I _{LOAD} = 1.6 mA)PD1-PD4 (See Fig. 9.3)	V _{DD} -0.8			V
V _{OL}	Output Low Voltage (See Fig. 9.4) (I _{LOAD} = 1.6 mA) PA0-PA7,PB5-PB7,PC0-PC7,OCMP			0.4	V
V _{IH}	Input High Voltage PA0-PA7,PB5-PB7,PC0-PC7,PD5,PD7,ICAP,IRQ,RESET,OSC1	0.7xV _{DD}		V _{DD}	V
V _{IL}	Input Low Voltage PA0-PA7,PB5-PB7,PC0-PC7,PD5,PD7,ICAP,IRQ,RESET,OSC1	V _{SS}		0.2xV _{DD}	V
V _{RM}	Data Retention Mode (0 to 70°C)	2			V
	Supply Current (See Notes)				
I _{DD}	Run (Fosc = 4.2 MHz) (Fosc = 8 MHz)		3.5 6	7.0 12.0	mA mA
I _{DD}	Wait (Fosc = 4.2 MHz) (Fosc = 8 MHz)		1.6 3	4.0 8.0	mA mA
I _{DD}	Stop -40 to 85°C		1	10	μA
I _{DD}	-40 to 125°C		1	10	μA
I _{IL}	I/O Ports Hi-Z Leakage Current PA0-PA7,PB5-PB7,PC0-PC7,PD5-PD7			± 10	μA
I _{IN}	Input Current : RESET, IRQ, ICAP, OSC1, PD0, PD5, PD7			± 1	μA
C _{OUT}	Capacitance : Ports (as Input or Output)			12	pF
C _{IN}	RESET, IRQ, ICAP, OSC1, PD5, PD7			8	pF

Notes:

- 1 All values show reflect average measurements
- 2 Typical values at midpoint of voltage range, 25°C only
- 3 Wait I_{DD} : timer system active.
- 4 Run (Operating) I_{DD}, wait I_{DD}: measured using external square wave clock source (f_{OSC} = 4.2 MHz) all inputs 0.2V from rail, no DC loads, less than 50 pF on all outputs, C_L = 20 pF on OSCOUT.
- 5 Wait, stop I_{DD}: all ports configured as inputs, V_{IL} = 0.2V, V_{IH} = V_{DD}-0.2V
- 6 Stop I_{DD} : all ports measured with OSCIN = V_{SS}
- 7 Standard temperature range is 0° to 70°C. Extended temperature (-40° to 85°C, -40° to 125°C) version and a 25°C only version available.
- 8 Wait I_{DD} is affected linearly by OSCIN capacitance.
- 9 Typical curves of I_{DD} (supply current) versus f_{OP} (internal frequency) are given on figures 12.5., 12.6.a, and 12.6.b..

Table 10.5. DC ELECTRICAL CHARACTERISTICS

(V_{DD} = 3.3 V_{dc} ± 10%, V_{SS} = 0 V_{dc}, T_A = T_L to T_H unless otherwise noted)

Symbol	Characteristics	Min.	Typ.	Max.	Unit
V _{OL}	Output Voltage, Load ≤ 10.0 μA			0.1	V
V _{OH}		V _{DD} -0.1			V
V _{OH}	Output High Voltage (I _{LOAD} = 0.2 mA) PA0-PA7,PB5-PB7,PC0-PC7,OCMP (See Fig.9.2)	V _{DD} -0.3			V
V _{OH}	(I _{LOAD} = 0.4 mA)PD1-PD4 (See Fig. 9.3)	V _{DD} -0.3			V
V _{OL}	Output Low Voltage (See Fig. 9.4) (I _{LOAD} = 0.4 mA) PA0-PA7,PB5-PB7,PC0-PC7,OCMP			0.3	V
V _{IH}	Input High Voltage PA0-PA7,PB5-PB7,PC0-PC7,PD5,PD7,ICAP,IRQ,RESET,OSC1	0.7xV _{DD}		V _{DD}	V
V _{IL}	Input Low Voltage PA0-PA7,PB5-PB7,PC0-PC7,PD5,PD7,ICAP,IRQ,RESET,OSC1	V _{SS}		0.2xV _{DD}	V
V _{RM}	Data Retention Mode (0 to 70°C)	2			V
	Supply Current (See Notes)				
I _{DD}	Run (F _{osc} = 2.1 MHz)		1.0	2.5	mA
I _{DD}	Wait (F _{osc} = 2.1 MHz)		0.5	1.4	mA
	Stop				
I _{DD}	-40 to 85°C		1	5	μA
I _{DD}	-40 to 125°C		1	5	μA
I _{IL}	I/O Ports Hi-Z Leakage Current PA0-PA7,PB5-PB7,PC0-PC7,PD5-PD7			± 10	μA
I _{IN}	Input Current : RESET, IRQ, ICAP, OSC1, PD0, PD5, PD7			± 1	μA
C _{OUT}	Capacitance : Ports (as Input or Output)			12	pF
C _{IN}	RESET, IRQ, ICAP, OSC1, PD5, PD7			8	pF

- Notes:
- 1 All values show reflect average measurements
 - 2 Typical values at midpiont of voltage range, 25°C only
 - 3 Wait I_{DD} : timer system active.
 - 4 Run (Operating) I_{DD}, wait I_{DD}: measured using external square wave clock source (f_{osc} = 2.1 MHz) all inputs 0.2V from rail, no DC loads, less than 50 pF on all outputs, C_L = 20 pF on OSCOUT.
 - 5 Wait, stop I_{DD}: all ports configured as inputs, V_{IL} = 0.2V, V_{IH}= V_{DD}-0.2V
 - 6 Stop I_{DD} : all ports measured with OSCIN = V_{SS}
 - 7 Standard temperature range is 0° to 70°C. Extended temperature (-40° to 85°C, -40° to 125°C) version.
 - 8 Wait I_{DD} is affected linearly by OSCIN capacitance.
 - 9 Typical curves of I_{DD} (supply current) versus f_{OP} (internal frequency) are given on figures 12.5., 12.6.a, and 12.6.b..

Figure 10.5 . Typical Current vs Internal Frequency for Run and Wait Modes




Figure 10.6a. Maximum I_{DD} vs Frequency for $V_{DD} = 5.0Vdc$ Figure 10.6b. Maximum I_{DD} vs Frequency for $V_{DD} = 3.3Vdc$ 

Table 10.6. CONTROL TIMING (Maximum Bus Speed = 4MHz)


(V_{DD} = 5.0 V_{dc} ± 10%, V_{SS} = 0 V_{dc}, T_A = T_L to T_H)

Symbol	Characteristics	Min.	Typ.	Max.	Unit
f _{OSC}	Frequency of option				
f _{OSC}	Crystal Option			8	MHz
f _{OSC}	External Option	dc		8	MHz
	Internal Operating Frequency				
f _{OP}	Crystal (f _{OSC} ÷ 2)			4	MHz
f _{OP}	External Clock (f _{OSC} ÷ 2)	dc		4	MHz
t _{CYC}	Clock Time	125			ns
t _{OXOV}	Crystal Oscillator Start-up Time (See Fig.5.1)			50	ms
t _{ILCH}	Stop Recovery Start-up Time (Crystal oscillator) (See Fig.12.2)			50	ms
t _{RL}	RESET Pulse Width (See Fig.5.1)	1.5			t _{CYC}
	Timer				
t _{RESL}	Resolution**	2/4/8			t _{CYC}
t _{TH,TL}	Input Capture Pulse Width (See Fig.12.3)	125			ns
t _{TLTL}	Input Capture Pulse Period (See Fig.12.3)	***			t _{CYC}
t _{ILIH}	Interrupt Pulse Width Low (Edge-triggered) (See Fig.5.6)	125			ns
t _{ILIL}	Interrupt Pulse Period (See Fig.5.6)	*			t _{CYC}
t _{OH,TOL}	OSCIN Pulse Width	45			ns

Notes:

- * The minimum period t_{ILIL} should not be less than the number of cycles times it takes to execute the interrupt service routine plus 21t_{CYC}.
- ** Depending of the timer input clock mask option (f_{OP}/2, f_{OP}/4, f_{OP}/8) the resolution can be 2 t_{CYC}, 4 t_{CYC}, 8 t_{CYC}.
- *** The minimum period t_{TLTL} should not be less than the number of cycles times it takes to execute the capture interrupt service routine plus 24 t_{CYC}.

Figure 10.2. Stop Recovery Timing Diagram



Notes:

- 1 Represents the internal gating of the OSCIN pin.
- 2 INT pin edge-sensitive mask option.
- 3 INT pin level and edge sensitive mask option.

Figure 10.3. Timer Relationship




Table 10.7. CONTROL TIMING

(V_{DD} = 3.3 V_{dc} ± 10%, V_{SS} = 0 V_{dc}, T_A = T_L to T_H)

Symbol	Characteristics	Min.	Typ.	Max.	Unit
f _{OSC}	Frequency of Option				
f _{OSC}	Crystal Option			2	MHz
f _{OSC}	External Option	dc		2	MHz
f _{OP}	Internal Operating Frequency				
f _{OP}	Crystal (f _{OSC} + 2)			1	MHz
f _{OP}	External Clock (f _{OSC} + 2)	dc		1	MHz
t _{CYC}	Clock Time	1000			ns
t _{OXOV}	Crystal Oscillator Start-up Time (See Fig.5.1)			50	ms
t _{ILCH}	Stop Recovery Start-up Time (Crystal oscillator) (See Fig.12.2)			50	ms
t _{RL}	RESET Pulse Width (See Fig.5.1)	1.5			t _{CYC}
t _{RESL}	Timer Resolution**	2/4.0/8			t _{CYC}
t _{TH,t_{TL}}	Input Capture Pulse Width (See Fig.12.3)	250			ns
t _{TLTL}	Input Capture Pulse Period (See Fig.12.3)	***			t _{CYC}
t _{LIH}	Interrupt Pulse Width Low (Edge-triggered) (See Fig.5.6)	250			ns
t _{LIL}	Interrupt Pulse Period (See Fig.5.6)	*			t _{CYC}
t _{OH,t_{OL}}	OSCIN Pulse Width	200			ns

Notes:

- * The minimum period t_{LIL} should not be less than the number of cycles times it takes to execute the interrupt service routine plus 21t_{CYC}.
- ** Depending of the timer input clock mask option (f_{OP} 12, f_{OP} 14, f_{OP}18) the resolution can be 2 t_{CYC}, 4 t_{CYC}, 8 t_{CYC}.
- *** The minimum period t_{TLTL} should not be less than the number of cycles times it takes to execute the capture interrupt service routine plus 24 t_{CYC}.

Table 10.10. DC ELECTRICAL CHARACTERISTICS FOR LOW VOLTAGE OPERATION(V_{DD} = 2.4 V_{dc} – 3.6 V_{dc}, V_{SS} = 0 V_{dc}, T_A = T_L to T_H unless otherwise noted)

Symbol	Characteristics	Min.	Typ.	Max.	Unit
V _{OL}	Output Voltage, Load ≤ 10.0 μA			0.1	V
V _{OH}		V _{DD} -0.1			V
V _{OH}	Output High Voltage (I _{LOAD} = 0.2 mA) PA0-PA7,PB0-PB7,PC0-PC7,OCMP (See Fig.9.2)				V
V _{OH}	(I _{LOAD} = 0.4 mA)PD1-PD4 (See Fig. 9.3)	V _{DD} -0.3			V
V _{OL}	Output Low Voltage (See Fig. 9.4) (I _{LOAD} = 0.4 mA) PA0-PA7,PB0-PB7,PC0-PC7,PD1-PD4,OCMP	V _{DD} -0.3		0.3	V
V _{IH}	Input High Voltage PA0-PA7,PB0-PB7,PC0-PC7,PD0-PD5,PD7,ICAP,IRQ,RESET,OSC1	0.7xV _{DD}		V _{DD}	V
V _{IL}	Input Low Voltage PA0-PA7,PB0-PB7,PC0-PC7,PD0-PD5,PD7,ICAP,IRQ,RESET,OSC1	V _{SS}		0.2xV _{DD}	V
V _{RM}	Data Retention Mode (0 to 70°C)	20			V
I _{DD}	Supply Current (2.4V _{dc} at 500kHz)				
I _{DD}	Run (See Fig.12.5)			750	μA
I _{DD}	Wait (See Fig.12.5)			400	μA
I _{DD}	Stop (See Fig.12.5)				
I _{DD}	0 to 70°C		1	5.0	μA
I _{IL}	I/O Ports Hi-Z Leakage Current PA0-PA7,PB0-PB7,PC0-PC7,PD1-PD4			± 10	μA
I _{IN}	Input Current : RESET, IRQ, ICAP, OSC1, PD0, PD5, PD7			± 1	μA
C _{OUT}	Capacitance : Ports (as Input or Output)			12	pF
C _{IN}	RESET, IRQ, ICAP, OSC1, PD0-PD5, PD7			8	pF

Notes:

- 1 All values show reflect average measurements
- 2 Typical values at midpoint of voltage range, 25°C only
- 3 Wait I_{DD} : only timer system active (SPE=TE=RE=0) if SPI, SCI active (SPE= TE= RE=1) add 10% current draw.
- 4 Run (Operating) I_{DD}, wait I_{DD}: measured using external square wave clock source (f_{OSC} = 1.0 MHz) all inputs 0.2V from rail, no DC loads, less than 50 pF on all outputs, C_L = 20 pF on OSC2.
- 5 Wait, stop I_{DD}: all ports configured as inputs, V_{IL} = 0.2V, V_{IH}= V_{DD}-0.2V
- 6 Stop I_{DD} : all ports measured with OSC1 = V_{SS}
- 7 Standard temperature range is 0° to 70°C. Extended temperature (-40° to 85°C) range is available.
- 8 Wait I_{DD} is affected linearly by OSC2 capacitance.

Table 10.12. CONTROL TIMING FOR LOW VOLTAGE OPERATION


(VDD = 2.4 Vdc – 3.6 Vdc , VSS = 0 Vdc, TA = TL to TH)

Symbol	Characteristics	Min.	Typ.	Max.	Unit
fosc	Frequency of option Crystal Option External Option	dc		1.0 1.0	MHz
fop	Internal Operating Frequency Crystal (fosc + 2) External Clock (fosc + 2)	dc		0.5 0.5	MHz
tcyc	Clock Time	2000			ns
toxov	Crystal Oscillator Start-up Time (See Fig.5.1)			50	ms
tILCH	Stop Recovery Start-up Time (Crystal oscillator) (See Fig.12.2)			50	ms
tRL	RESET Pulse Width (See Fig.5.1)	1.5			tcyc
tRESL	Timer Resolution**	2/4.8			tcyc
tTH,tTL	Input Capture Pulse Width (See Fig.12.3)	250			ns
tLTL	Input Capture Pulse Period (See Fig.12.3)	***			tcyc
tLIH	Interrupt Pulse Width Low (Edge-triggered) (See Fig.5.6)	500			ns
tLIL	Interrupt Pulse Period (See Fig.5.6)	*			tcyc
tOH,tOL	OSCIN Pulse Width	400			ns

Notes:

- * The minimum period tLIL should not be less than the number of cycles times it takes to execute the interrupt service routine plus 21tcyc.
- ** Depending of the timer input clock mask option (fop/2, fop/4, fop/8) the resolution can be 2 tcyc, 4 tcyc, 8 tcyc.
- *** The minimum period tLTL should not be less than the number of cycles times it takes to execute the capture interrupt service routine plus 24 tcyc.

Figure 10.5. Maximum IDD vs Frequency for VDD = 2.4 Vdc



ST8002 ORDERING FORM

1) User ROM Content

The hexadecimal object file is recommended to be sent in an hexadecimal file (**assembler output**), stored on a PC/DOS, 360K Double Sided 5 1/4 floppy disk.

If the floppy media can not be provided by the customer, the ROM file can be also sent in a 27xx EPROM memory, where all unused bytes must be left erased to "FF".

2) Mask Option List & application information

Oscillator :

- ☐ Crystal/Resonator
☐ Resistor

Interrupt trigger :

- ☐ Edge only sensitive
☐ Level & Edge sensitive

Timer internal clock source :

- ☐ Standard (Fop/4)
☐ Slow (Fop/8)
☐ Fast (Fop/2)

Frequency of operation (Fop) :

Oscillator frequency = Fosc =MHz

Internal operation Fop = Fosc/2 =MHz

PORT A Input pull downs :

(100 K Ohms typ.)

- ☐ PA7
☐ PA6
☐ PA5/PA4
☐ PA3/PA2/PA1/PA0

PORT C Input pull downs :

(100 K Ohms typ.)

- ☐ PC7
☐ PC6
☐ PC5/PC4
☐ PC3/PC2/PC1/PC0

Halt Mode :

- ☐ Used
☐ Not Used

Wait Mode :

- ☐ Used
☐ Not Used

Voltage range :

- ☐ standard 4.5V/5.5V
☐ low 2.7V/3.3V
☐ extended 3V/6V
☐ otherV/.....V

Temperature :

- ☐ standard 0/70 C
☐ extended -40/85 C
☐ other/..... C

3) Packaging

- ☐ DIL plastic 28
☐ S028
☐ Wafer on membrane
☐ Sawed dice (waffle box)

4) Marking

ST LOGO, Date Code, Assy code ST8002XX/YY
(ST part number)

.....
(customer id, 11 characters).

COMPANY/NAME : SIGNATURE :

ORDERING INFORMATION

PART NUMBER	PACKAGE	TEMPERATURE
ST8002-B1	PLASTIC DIL 28	0°C/70°C
ST8002-B6	PLASTIC DIL 28	-40°C/+85°C
ST8002-M1	SMALL OUTLINE 28	0°C/70°C
ST8002-M6	SMALL OUTLINE 28	-40°C/+85°C

* NOTE : Each ROM content is identified by two alphabetic characters xx to be added to the sales type (i.e. ST8108 B1/xx).

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all informations previously supplied.

© 1990 SGS-THOMSON Microelectronics - Printed in France - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U.S.A. - West Germany

Printed by NTI - AGL Partenaires - Belcodène - France

 **SGS-THOMSON**
MICROELECTRONICS

52

MAY 1 1 1993

036550 / - R -