Am29501

Multi-Port Pipelined Processor (Byte-SliceTM)

DISTINCTIVE CHARACTERISTICS

- Expandable Byte-SliceTM Register-ALU
 - Sign extend input and output
 - Carry and P/G expansion with force/inhibit/normal carry modes
- Eight instruction ALU
 - Four arithmetic operations
 - Four logic operations
- Ten internal data paths
 - Highly parallel architectures

- Multiple simultaneous data manipulations
- Pipelining register file has six 8-bit registers
- Multilevel pipelining
- Multiple register-to-register moves
- Completely microprogrammable
- No instruction encodingAll operation combinations available
- Three I/O ports for maximum system interconnect flexibility


GENERAL DESCRIPTION

The Am29501 is an expandable Byte-SliceTM register-ALU designed to bring maximum speed to array processor and digital signal processor systems. It provides a flexible processor building block for implementing highly pipelined, highly parallel architectures where speed is achieved by a combination of optimized integrated circuit technology (IMOXTM process and internal ECL circuitry) and customized system architecture. I/O port flexibility and multiple concurrent data moves make it possible to construct processors capable of very high throughput. Parallel processors are especially efficient for array/vector operations or signal processing algorithms requiring complex number arithmetic (e.g. FFT, convolution, correlation, etc.).

The Am29501's Pipeline Register File provides data storage and pipelining flexibility. Any combination of register instructions, ALU instructions, and I/O instructions can be microprogrammed to occur in the same cycle. This allows overlap of external multiplication, ALU operations, and memory I/O.

Three I/O ports support a wide variety of parallel, pipelined architectures by providing separate I/O ports for the multiplier and the memory data bus. Either of two bidirectional I/O ports, DIO and MIO, can interface to the data bus or multiplier Y-input port, and a separate MI port connects to the multiplier output port.

BLOCK DIAGRAM



Byte-Slice is a trademark of Advanced Micro Devices, Inc. IMOX is a trademark of Advanced Micro Devices, Inc.


03564A

Refer to Page 13-1 for Essential Information on Military Devices


RELATED PRODUCTS

Part No.	Description
Am2902A	Carry look-ahead generator
Am29516/17	16 x 16-bit high speed multipliers
Am25S558	8 x 8-bit multiplier

CONNECTION DIAGRAM Top View




METALLIZATION AND PAD LAYOUT




Die Size: .289" x .222"

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Note 1: 160 Hour Burn-in Heatsink Parts, T_A = 125°C Non-Heatsink Parts, T_A = 85°C



Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

*Pin No.	Name	1/0	Description			
50	CiN	1	Carry-in input to the internal 8-bit ALU.			
51	Cout	0	Carry-out output from the internal 8-bit ALU.			
48	СР	1	Clock input for the internal pipeline register file. Data selected by 17-118, meeting the set-up and hold time requirements of the respective register, is clocked into the register on the clock LOW-to-HIGH transition.			
9, 11, 13, 15, 18, 20, 22, 24	DIO ₀ -DIO ₇	1/0	Bidirectional data I/O port (see Note).			
53, 52	G, Р	0	The carry generate and propagate outputs of the internal ALU. These signals are used with the Am2902A for carry-lookahead.			
26-44, 54-57, 59-64	10-128	I	Instruction inputs designed to be driven under microprogram control. All instruction inputs control multiplexers or drivers or the ALU directly. There is no instruction encoding. See Control Input Function Tables for operating modes.			
1-8	MI ₀ -MI ₇	1	Data Input port (Multiplier Input - see Note).			
10, 12, 14, 17, 19, 21, 23, 25	MIO ₀ -MIO ₇	1/0	Bidirectional data I/O port (Multiplier I/O - see Note).			
47	OVR	0	Overflow This pin is logically the Exclusive-OR of the carry-in and carry-out of the MSB of the ALU. At the most significant end of the word, this pin indicates that the result of an arithmetic two's complement operation has overflowed into the sign-bit.			
45	SEOUT	0	The most significant bit of the S-operand. This is used in multiple precision arithmetic operations for sign extension of two's complement numbers.			
58	SEIN	Ī	A single-bit input which generates an 8-bit sign extension R-operand for multiple precision two's complement arithmetic operations.			
46	ZERO	0	This is an open collector output which goes HIGH if the data on the ALU outputs are all LOW.			

Note: This is a general purpose data port. The names are derived from the typical usage in a typical Am29500 system but are not restricted to this interconnection scheme.

CONTROL INPUT FUNCTION TABLES

1. Data I/O Port (DIO) Output Select					
l ₃	l ₂	l ₀	Source		
L	L	L	A ₂		
L	н	L	A ₂ A ₃ B ₂		
н	L	L	B ₂		
Н	н	L	B ₃		
Х	×	Н	Output Disabled		

	2. Multiplier I/O Port (MIO) Output Select								
l ₆	15	14	l ₁	Source					
L	L	L	L	A ₁					
L	L	Н	L	A ₂					
L	н	L	L	A ₂ A ₃					
L	Н	н	L	B ₁					
н	L	L	L	B ₂					
l H	L	н	L	B ₃					
н	Н	L	L.	ALU					
Н	Н	Н	L	DI					
Х	х	Х	Н	Output Disabled					

ļ	3. Re	3. Register A ₁ Data Source Select						
i	l ₈	17	Source					
	L	L	MSP (MI)					
	L	н	DI (DIO)					
	н	L	B ₃					
	н	н	A ₁ (Hold)					

4. R	4. Register A ₂ Data Source Select						
110	lg	Source					
L	L	LSP (MIO)					
L	н	ALU					
н	L	A ₁					
Н	н	A ₂ (Hold)					

^{*}DIP Configuration

CONTROL INPUT FUNCTION TABLES (Cont.)

5. R	5. Register A ₃ Data Source Select					
l ₁₂	j ₁₁	Source				
L	L	MSP (MI)				
L	Н	ALU				
н	L	A ₂				
Н	н	A ₃ (Hold)				

6. R	6. Register B ₁ Data Source Select					
114	113	Source				
L	L	MSP (MI)				
L	н	DI (DIO)				
н	L	A ₃				
Н	Н	B ₁ (Hold)				

7. R	7. Register B ₂ Data Source Select					
116	I ₁₅	Source				
L	L	LSP (MIO)				
L	н	ALU				
н	L	B ₁				
Н	н	B ₂ (Hold)				

8. Re	8. Register B ₃ Data Source Select					
I ₁₈	117	Source				
L	L	MSP (MI)				
L	н	ALU				
н	L	B ₂				
н	н	B ₃ (Hold)				

9. ALU Operating Instructions								
l ₂₂	121	120	119	OP	COUT	₽	G	
L H H	L H L H	L	L	R + S + CIN R - S - CIN R + CIN - R + S - CIN	Carry	P	G	Normal Operating Mode**
L L H	H L H	L	н	R + S + C _{IN} R - S - C _{IN} R + C _{IN} -R + S - C _{IN}	L	н	Н	Inhibit Carry Mode
L L H	L H L	н	L	R + S + C _{IN} R - S - C _{IN} R + C _{IN} - R + S - C _{IN}	н	₽	L	Force Carry Mode
L L H	L H L	н	н	R XOR S R AND S R R OR S	(L)*	(H)*	(H)*	Logic Operations

 $^{\circ}$ COUT, \overline{P} and \overline{G} are not applicable to logic operation, Am29501 functions as shown. $^{\circ}$ Carry is used for 16-bit expansion. \overline{P} and \overline{G} are used with an Am2902A for expansion to more than 16 bits.

	10. ALU R Operand Selection							
125	124	l ₂₃	Source					
L L	L H	ר ד ר	A ₁ A ₂ A ₃					
L H H	H	H L H	B ₁ B ₂ B ₃					
н	Н	L	Sign Extend Input Bussed to All Bits					
н	н	Н	Arithmetic Zero (All Inputs LOW)					

	11.	ALU S	Operand Selection
128	127	126	Source
L	L	L	A ₁
L	L	Н	A ₂
L	н	L	A ₁ A ₂ A ₃
L	Н	Н	B ₁
н) L	l L	B ₂
Н	L	н	B ₃
Н	н	L	MSP (MI)
н	н	н	LSP (MIO)

DETAILED DESCRIPTION

Figure 1 contains a block diagram of the Am29501. It shows four major sections - an eight-bit cascadable ALU, a register file consisting of six eight-bit registers, three I/O ports, and a microcode control section.




Figure 1.

ALU

The ALU performs arithmetic on an eight-bit Byte-SliceTM with full internal carry lookahead and carry input and output for cascading. The carry can ripple between byte-slices by connecting the C_{OUT} of one slice to C_{IN} of the next byte-slice. Carry generate (G) and propagate (P) outputs are also provided for faster operation when the ALU is used in conjunction with a carry lookahead generator such as the Am2902A.

There are three arithmetic modes – cascade, carry inhibit and forced carry. The cascade mode produces an output carry based on the results of the operation and is the normal mode. The carry inhibit mode produces no carry output and is used to decouple cascaded ALUs. A 16-bit ALU consisting of two Am29501s can operate as two 8-bit ALUs simultaneously by programming the carry inhibit mode. This mode could also be used with a second 16-bit ALU for double precision where the more significant slice is programmed in the carry inhibit mode for single precision and in the cascade mode for double precision. The less significant slices would be programmed in normal mode for either case. The forced carry mode is the

converse and always produces a carry. All three modes treat the input carry in the same way. The Am29501 uses the input carry as a true borrow during subtraction as opposed to most two's complement ALUs which use borrow. The usual requirement is that input borrow be programmed HIGH (inactive) when doing a subtraction. Since the Am29501 has a true borrow, the input carry is programmed to be LOW for both addition and subtraction. This is consistent with the carry inhibit mode discussed previously.

In addition to arithmetic operations the ALU also does bitwise logic operations – OR, AND, exclusive OR, and invert. Carries are not applicable for these operations and are inactive. Codes to program the ALU function are contained in Control Input Function Table 9.

Each operand of the ALU has eight possible sources. Operand R can be any register in the register file or one of the I/O ports MI or MIO as shown in Table 10. Operand S can be any register, zero or a sign extension input (SE_{IN}) from another ALU (Table 11). The ALU result can be steered to registers A2, A3, B2, and B3 of the register file or the MIO I/O port.

Byte-Slice is a trademark of Advanced Micro Devices, Inc.

The register file provides for fully independent use of the registers. Each register has a four-input mux which can be programmed so that the register holds its previous contents or is loaded from the ALU and I/O port or the "preceding" register. If all registers are programmed for the preceding register, a ring is formed and data circulates through all the registers. This facilitates constructing a pipelined data flow. Various combinations of I/O ports and the ALU make up the remaining inputs to each register. The sources for each register are shown in the Control Input Function Tables 3-8.

I/O PORTS

The Am29501 has two bidirectional ports (DIO and MIO) and one input port (MI). As an input the DIO port can be loaded into registers A1 and B1 and directed to the MIO output port. Output from the DIO comes from registers A2, A3, B2 or B3 using the codes from Control Input Function Table 1. This separation of input and output registers connected to the DIO port is in keeping with the pipelined organization of the part when the DIO port is used for data flow in and out of the processor.

Input through the MIO port can be directed to registers A2 and B2 in the register file and to the ALU. Output can come from any of the six registers, the DIO input port or from the ALU.

This structure allows the user to direct operands to an auxiliary processor (such as a multiplier or barrel shifter) from any point in the pipeline. The MIO port could be connected to a processor with bidirectional data bus. The auxiliary processor would receive data and return its results to registers A2 and B2 through the MIO port.

The MI port provides another entry point for inserting data in the processing pipeline. An auxiliary processor with flowthrough architecture could receive data from the MIO port and return data through the MI port which can be directed to registers A1, A3, B1 and B3 and to the ALU.

A potential use of the ports is connecting the bidirectional bus of an Am29116 microprocessor to the MIO port. An Am29516 would have its inputs connected to the same MIO port and its output to the MI port. This architecture could calculate magnitudes by computing the sum of the squares with the Am29516 and Am29501 and the square root with the Am29116.

CONTROL

The Am29501 is controlled by 29 microcode bits which select operations with no encoding. This provides the maximum flexibility for the independent control of parallel operations. Sources may be directed to multiple destinations simultaneously wherever data paths are provided.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Temperature Under Bias-T _C 55 to +125°C
Supply Voltage to Ground Potential
Continuous0.5 to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5 to +5.5V
DC Output Current, Into Outputs 30mA
DC Input Current30 to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	
DIPs	TA = 0°C to +70°C
Chip Carriers	T _C = 0°C to 85°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to +5.5V
Operating ranges define those li	
ality of the device is quarantee	d

DC CHARACTERISTICS over operating range unless otherwise specified


Parameters	Description	Tes	t Conditio	Min	Typ (Note 2)	Max	Units	
VoH	Output HIGH Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}		I _{OH} = -2.6mA (COM'L)	2.4			Volts
			COM'L	I _{OL} = 24mA DIO, MIO		100	0.5	
.,		V _{CC} = MIN		I _{OL} = 8mA Others	M	976	0.5]
VOL	Output LOW Voltage	VIN = VIH or VIL	MIL	IOL = 16mA DIO, MIO		-38%		Volts
				IOL ≕ 6 mA Others	4250		0.5	
VIH	Input HIGH Level	Guaranteed input logi	cal HIGH ve	Utope for all inputs	2.0			Volts
VIL	Input LOW Level	Guaranteed input logi	cal LOW to	Itage for all inputs			0.B	Volts
VI	Input Clamp Voltage	VCC = MIN, IIN = =18	m A	10000			-1.5	Volts
I _{IL}	Input LOW Current	VCC = MAX, VIN # 0.	W 1 1 1				-0.4	mA
liн	Input HiGH Current	VOG = MAX, VIN = 2	v				20	μA
lı	Input HIGH Current	Voc = MAX, V _{IN} = 5.6					0.1	mA
lozh	Off State (High Impedance)	VCC - MAX		V _O = 0.5V			- 55	μΑ
lozu	Output Current	and the same of th		V _O = 2.4V			100	, ,,,
Isc	Output Short Circuit Current (Nate 3)	V _{CC} = MAX			-30		- 100	mA
	Ty ← (P' = V).	COM'L and MIL		T _A = 25°C		300		
	1.	COM'L Only	~	FA = 0 to +70°C (Note 4)			400	1
lcc	Power Supply Current	V _{CC} = MAX		T _A = +70°C (Note 4)			375	mA
		MIL Only		T _C = -55 to +125°C				1
		V _{CC} = MAX		T _C = + 125°C				1

Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Chip Carriers: T_C = 85°C.



- Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.
 - S₁, S₂ and S₃ of Load Circuit are closed except where shown.

NOTE: 1. Pulse generator for all pulses: Rate \leq 1.0MHz; Z_O = 50 Ω ; $t_f \leq$ 2.5ns; $t_f \leq$ 2.5ns.

SWITCHING CHARACTERISTICS AT ROOM TEMPERATURE

Typical Set-up/Hold Times and Propagation Delays $V_{CC} = 5.0V$, $T_A = + 25^{\circ}C$, $C_L = 50pF$

				•	To Outp	ut						
·	Set-up, t _s	Set-up, t _s /Hold, t _h		Propagation Delay Times, tpD								
From Input	Register input	Reg via	MIO Port	MIO via ALU	DIO Port	Соит	P	Ğ	z	Overflow	SEOUT	Unit
CLK			17	27	17	23	23	23	27	. 34	18	ns
DIO			12						1	3		ns
MIO						22	22	22	25	THE PARTY THE PARTY NAMED IN COLUMN	17	ns
MI				24		22	142	22	25	22	17	ns
Cin				16	echile.	10			17	13	L	ns
SEIN		-		23 📢	Y. C.	19	19	16	22	19		ns
1 ₂₋₃ (DIO)					14	Carrier .	(199-					ns
I ₄₋₆ (MIO)			15									ns
I ₇₋₁₈ (REG)		484	TA T									ns
119-22(ALU OP)		+ V)				19	19	19	22	19		ns
1 ₂₃₋₂₈ (ALU SEL)	W	11		31		20	20	20	25	22	14	ns

	A THE TANK	Am295	Тур	Max	Commercial	Military	
Parameters	Description	Test Conditions	V _{CC} = 5V T _A = 25°C	V _{CC} = 5V T _A = 25°C	Max	Max	Units
	I ₀ → DIO ₀₋₇		40		15		ns
tLZ	I ₁ → MIO ₀₋₇	C ₁ = 5pF	10		15		113
	I ₀ → DIO ₀₋₇	$C_L = 5pF$ $R_L = 667\Omega$	40		15		ns
^t HZ	l ₁ → MIO ₀₋₇		10		15		
	I ₀ → DIO ₀₋₇		10		20		ns
tzL	I ₁ → MIO ₀₋₇	C _L = 50pF	12		20		118
	I ₀ → DIO ₀₋₇	R _L = 667Ω			20		ns
^t zH	I ₁ → MIO ₀₋₄	7	12		20		113

SWITCHING CHARACTERISTICS, COMMERCIAL

Minimum Set-up/Hold Times and Maximum Propagation Delays

	To Output											
	Set-up, t _s	Propagation Delay Times, tpD										
From Input	Register Input	Reg via ALU	MIO Port	MIO via ALU	DIO Port	Cout	P	G	z	Overflow	SE _{OUT}	Units
CLK			23	35	24	31	31	31	39	34	26	ns
DIO	10/5		17									ns
MIO	10/5	20/0				29	29	29	34	29	24	ns
MI	10/5	20/0		32		30	29	29	34	29	24	ns
CiN		10/5		25		15			26	19		ns
SEIN		20/0		29		27	27	22	32	27		ns
I ₂₋₃ (DIO)					21			- 65	(d)			ns
I ₄₋₆ (MIO)			22	1				(22) Q.	g J			ns
1 ₇₋₁₈ (REG)	10/5				- A	4	1	1	i.,	dis.		ns
I ₁₉₋₂₂ (ALU OP)		20/0	32	_ 4	1.44	27	27	27	32	29		ns
1 ₂₃₋₂₈ (ALU SEL)		20/0		HC.		29	29	29	35	32	22	ns

SWITCHING CHARACTERISTICS, MILITARY

Minimum Set-Up/Hold Times and Maximum Propagation Delays

To Output Set-up, t _a /Hold, t _h Propagation Delay Times, t _{pp}												
	Set-up, t _s	/Hold, t _h			Propag	ation D	elay	Tim	168,	tpD		
From Input	Register Input	Reg via ALU	MIO Port	MIO via ALU	DIO Port	COUT	P	G	z	Overflow	SEOUT	Units
CLK												ns
DIO												ns
MIO												ns
МІ												ns
CIN												ns
SEIN												ns
I ₂₋₃ (DIO)												ns
I ₄₋₆ (MIO)												ns
I ₇₋₁₈ (REG)							[Ī				ns
I ₁₉₋₂₂ (ALU OP)												ns
1 ₂₃₋₂₈ (ALU SEL)												ns

Note: Please refer to Guidelines for Testing Am2900 Family Devices in section 13 of this data book.

Am29501 Minimum Clock Pulse Widths


Parameter	Description		TYPICAL	COMMERCIAL	MILITARY	Units
		High		15		ns
tpw	Clock Pulse Width	Low		15		ns


SWITCHING TEST CIRCUIT


A. THREE-STATE OUTPUTS

B. NORMAL OUTPUTS

C. OPEN-COLLECTOR **OUTPUTS**








TCR01330


- Notes: 1. $C_L = 50pF$ includes scope probe, wiring and stray capacitances without device in test fixture.
 - 2. S1, S2, S3 are closed during function tests and all AC tests except output enable
 - 3. S₁ and S₃ are closed while S₂ is open for tpZH test. S₁ and S₂ are closed while S₃ is open for tpzL test.
 - 4. $C_L = 5.0 pF$ for output disable tests.

SET-UP, HOLD, AND RELEASE TIMES



WFR02970

PROPAGATION DELAY



- Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense. 2. Cross hatched area is don't care condition.

03564A

Refer to Page 13-1 for Essential Information on Military Devices