

PIC18F85J11 Family Data Sheet

64/80-Pin High-Performance Microcontrollers with nanoWatt Technology

Preliminary

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY. PERFORMANCE. MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and water fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



64/80-Pin High-Performance Microcontrollers with nanoWatt Technology

Peripheral Highlights:

- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- Up to Four External Interrupts
- Four 8-Bit/16-Bit Timer/Counter modules
- Real-Time Clock (RTC) Software module:
 - Configurable 24-hour clock, calendar, automatic 100-year or 12800-year day of week calculator using Timer1
- Two Capture/Compare/PWM (CCP) modules:
 - Capture is 16-bit, max. resolution 6.25 ns (TCY/16)
 - Compare is 16-bit, max. resolution 100 ns (TCY)
 - PWM output: PWM resolution is up to 10-bit
- Master Synchronous Serial Port (MSSP) module with Two Modes of Operation:
 - 3-wire/4-wire SPI (supports all 4 SPI modes)
- I²C[™] Master and Slave mode
- One Addressable USART module
- One Enhanced Addressable USART module:
 - Supports LIN 1.2
 - Auto-wake-up on Start bit and Break character
 Auto-Baud Detect (ABD)
- 10-Bit, up to 12-Channel A/D Converter:
 - Auto-acquisition
 - Conversion available during Sleep
- Two Analog Comparators
- Programmable Reference Voltage for Comparators

External Memory Bus (PIC18F8XJ11 only):

- Address Capability of up to 2 Mbytes
- 8-Bit or 16-Bit Interface
- 12-Bit, 16-Bit and 20-Bit Addressing modes

Low-Power Features:

- Power-Managed modes: Run, Idle, Sleep
- Run Current Down to 9 µA, Typical
- Idle Current Down to 2.5 μA, Typical
- · Sleep Current Down to 100 nA, Typical
- Fast INTOSC Start-up from Sleep
- Two-Speed Oscillator Start-up Reduces Crystal Stabilization Wait Time

Flexible Oscillator Structure:


- Two Crystal modes, 4-25 MHz
- Two External Clock modes, up to 40 MHz
- 4x Phase Lock Loop (PLL)
- Internal Oscillator Block:
 8 user-selectable frequencies from 31.25 kHz to 8 MHz
- Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if peripheral clock fails


Special Microcontroller Features:

- 1,000 Erase/Write Cycle Flash
 Program Memory Typical
- Flash Retention 20 Years Minimum
- Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 131s
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug via two pins
- Operating Voltage Range: 2.0V to 3.6V
- 5.5V Tolerant Input (digital pins only)
- Selectable Open-Drain Configuration for Serial Communication and CCP pins for Driving Outputs up to 5V
- On-Chip 2.5V Regulator

	Prog	ram Memory					Μ	SSP	21		ors	D	sus	
Device	Flash (bytes)	# Single-Word Instructions	SRAM Data Memory (bytes)	I/O	Timers 8/16-Bit	ССР	SPI	Master I ² C™	EUSART/ AUSART/	10-Bit A/D (ch)	Comparators	BOR/LVI	External B	PSP
PIC18F63J11	8K	4096	1K	52	1/3	2	Y	Y	1/1	12	2	Υ	Ν	Y
PIC18F64J11	16K	8192	1K	52	1/3	2	Y	Y	1/1	12	2	Y	Ν	Y
PIC18F65J11	32K	16384	2K	52	1/3	2	Y	Y	1/1	12	2	Υ	Ν	Y
PIC18F83J11	8K	4096	1K	68	1/3	2	Y	Y	1/1	12	2	Υ	Υ	Y
PIC18F84J11	16K	8192	1K	68	1/3	2	Y	Y	1/1	12	2	Y	Υ	Y
PIC18F85J11	32K	16384	2K	68	1/3	2	Y	Y	1/1	12	2	Υ	Υ	Y

Pin Diagrams





© 2007 Microchip Technology Inc.

Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	29
3.0	Power-Managed Modes	37
4.0	Reset	45
5.0	Memory Organization	57
6.0	Flash Program Memory	83
7.0	External Memory Bus	93
8.0	8 x 8 Hardware Multiplier	. 105
9.0	Interrupts	. 107
10.0	I/O Ports	. 123
11.0	Timer0 Module	. 147
12.0	Timer1 Module	. 151
13.0	Timer2 Module	. 157
14.0	Timer3 Module	. 159
15.0	Capture/Compare/PWM (CCP) Modules	. 163
16.0	Master Synchronous Serial Port (MSSP) Module	. 173
17.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
18.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)	. 237
19.0	10-bit Analog-to-Digital Converter (A/D) Module	. 251
20.0	Comparator Module	
21.0	Comparator Voltage Reference Module	. 267
22.0	Special Features of the CPU	. 271
23.0	Instruction Set Summary	. 285
24.0	Development Support	
25.0	Electrical Characteristics	. 339
26.0	DC and AC Characteristics Graphs and Tables	. 373
27.0	Packaging Information	. 375
Appe	ndix A: Revision History	. 379
	ndix B: Migration Between High-End Device Families	
Index	· · · · · · · · · · · · · · · · · · ·	. 381
	/icrochip Web Site	
Custo	omer Change Notification Service	. 391
Custo	omer Support	. 391
	er Response	
Produ	Jct Identification System	. 393

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F63J11 PIC18F83J11
- PIC18F64J11 PIC18F84J11
- PIC18F65J11 PIC18F85J11

This family combines the traditional advantages of all PIC18 microcontrollers – namely, high computational performance and a rich feature set – while maintaining an extremely competitive price point. These features make the PIC18F85J11 family a logical choice for many high-performance applications where price is a primary consideration.

1.1 Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F85J11 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal RC oscillator, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-Fly Mode Switching:** The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.

1.1.2 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F85J11 family offer six different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of a divide-by-4 clock output.
- A Phase Lock Loop (PLL) frequency multiplier, available to the External Oscillator modes, which allows clock speeds of up to 40 MHz.
- An internal oscillator block which provides an 8 MHz clock (±2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of six user-selectable clock frequencies, between 125 kHz to 4 MHz, for a total of eight clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.

The internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.1.3 MEMORY OPTIONS

The PIC18F85J11 family provides a range of program memory options, from 8 Kbytes to 32 Kbytes of code space. The Flash cells for program memory are rated to last up to 1000 erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 20 years.

The PIC18F85J11 family also provides plenty of room for dynamic application data, with up to 2048 bytes of data RAM.

1.1.4 EXTENDED INSTRUCTION SET

The PIC18F85J11 family implements the optional extension to the PIC18 instruction set, adding 8 new instructions and an Indexed Addressing mode. Enabled as a device configuration option, the extension has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as 'C'.

1.1.5 EXTERNAL MEMORY BUS

In the event that 32 Kbytes of memory are inadequate for an application, the 80-pin members of the PIC18F85J11 family also implement an external memory bus. This allows the controller's internal program counter to address a memory space of up to 2 Mbytes, permitting a level of data access that few 8-bit devices can claim. This allows additional memory options, including:

- Using combinations of on-chip and external memory up to the 2-Mbyte limit
- Using external Flash memory for reprogrammable application code or large data tables
- Using external RAM devices for storing large amounts of variable data

^{© 2007} Microchip Technology Inc.

1.1.6 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device. This is true when moving between the 64-pin members, between the 80-pin members or even jumping from 64-pin to 80-pin devices.

The PIC18F85J11 family is also largely pin compatible with other PIC18 general purpose families, such as the PIC18F8720 and PIC18F8722. This allows a new dimension to the evolution of applications, allowing developers to select different price points within Microchip's PIC18 portfolio, while maintaining a similar feature set.

1.2 Other Special Features

- Communications: The PIC18F85J11 family incorporates a range of serial communication peripherals, including an Addressable USART, a separate Enhanced USART that supports LIN specification 1.2, and one Master SSP (MSSP) module capable of both SPI and I²CTM (Master and Slave) modes of operation.
- **CCP Modules:** All devices in the family incorporate two Capture/Compare/PWM (CCP) modules. Up to four different time bases may be used to perform several different operations at once.
- **10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 25.0 "Electrical Characteristics" for time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18F85J11 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in four ways:

- Flash program memory (three sizes, ranging from 8 Kbytes for PIC18FX3J11 devices to 32 Kbytes for PIC18FX5J11 devices).
- Data RAM (1024 bytes for PIC18FX3J11 and PIC18FX4J11 devices, 2048 bytes for PIC18FX5J11 devices).
- I/O ports (7 bidirectional ports on 64-pin devices, 9 bidirectional ports on 80-pin devices).
- 4. External Memory Bus (implemented in 80-pin devices only).

All other features for devices in this family are identical. These are summarized in Table 1-1 and Table 1-2.


The pinouts for all devices are listed in Table 1-3 and Table 1-4.


TABLE 1-1: DEVICE FEATURES FOR THE PICTOFOXJIT FAMILY (04-PIN DEVICES)									
Features	PIC18F63J11 PIC18F64J11 PIC18F65J11								
Operating Frequency	DC – 40 MHz								
Program Memory (Bytes)	8K	16K	32K						
Program Memory (Instructions)	4096	8192	16384						
Data Memory (Bytes)	1024	1024	2048						
Interrupt Sources		27	•						
I/O Ports	Ports A, B, C, D, E, F, G								
Timers	4								
Capture/Compare/PWM Modules	2								
Serial Communications	MSSP, Addressable USART, Enhanced USART								
Parallel Communications (PSP)	Yes								
External Memory Bus	No								
10-Bit Analog-to-Digital Module	12 Input Channels								
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)								
Instruction Set	75 Instructions, 83 with Extended Instruction Set Enabled								
Packages	64-Pin TQFP								

TABLE 1-1: DEVICE FEATURES FOR THE PIC18F6XJ11 FAMILY (64-PIN DEVICES)

TABLE 1-2: DEVICE FEATURES FOR THE PIC18F8XJ11 FAMILY (80-PIN DEVICES)

Features	PIC18F83J11	PIC18F84J11	PIC18F85J11						
Operating Frequency		DC – 40 MHz							
Program Memory (Bytes)	8K	8K 16K							
Program Memory (Instructions)	4096	8192	16384						
Data Memory (Bytes)	1024	1024	2048						
Interrupt Sources		27							
I/O Ports	F	Ports A, B, C, D, E, F, G, H, J							
Timers		4							
Capture/Compare/PWM Modules	2								
Serial Communications	MSSP, Ad	MSSP, Addressable USART, Enhanced USART							
Parallel Communications (PSP)		Yes							
External Memory Bus	Yes								
10-Bit Analog-to-Digital Module		12 Input Channels							
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)								
Instruction Set	75 Instructions,	75 Instructions, 83 with Extended Instruction Set Enabled							
Packages		80-Pin TQFP							





Pin Name	Pin Number	Pin	Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
MCLR	7	I	ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device.		
RA7/OSC1/CLKI RA7 OSC1 CLKI	39	I/O I I	TTL CMOS CMOS	Oscillator crystal or external clock input. General purpose I/O pin. Oscillator crystal input. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)		
RA6/OSC2/CLKO RA6 OSC2 CLKO	40	I/O O O	TTL — —	Oscillator crystal or clock output. General purpose I/O pin. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In EC modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
				PORTA is a bidirectional I/O port.		
RA0/AN0 RA0 AN0	24	I/O I	TTL Analog	Digital I/O. Analog input 0.		
RA1/AN1 RA1 AN1	23	I/O I	TTL Analog	Digital I/O. Analog input 1.		
RA2/AN2/VREF- RA2 AN2 VREF-	22	I/O I I	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input.		
RA3/AN3/VREF+ RA3 AN3 VREF+	21	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.		
RA4/T0CKI RA4 T0CKI	28	I/O I	ST/OD ST	Digital I/O. Open-drain when configured as output. Timer0 external clock input.		
RA5/AN4 RA5 AN4	27	I/O I	TTL Analog	Digital I/O. Analog input 4.		
RA6				See the OSC2/CLKO/RA6 pin.		
RA7				See the OSC1/CLKI/RA7 pin.		
RA7 See the OSC1/CLKI/RA7 pin. Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) Note 1: Default assignment for CCP2 when CCP2MX Configuration bit is set.						

TABLE 1-3: PIC18F6XJ11 PINOUT I/O DESCRIPTIONS

Note 1: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Buffer	Description		
	TQFP	Туре	Туре	Description		
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
RB0/INT0 RB0 INT0	48	I/O I	TTL ST	Digital I/O. External interrupt 0.		
RB1/INT1 RB1 INT1	47	I/O I	TTL ST	Digital I/O. External interrupt 1.		
RB2/INT2 RB2 INT2	46	I/O I	TTL ST	Digital I/O. External interrupt 2.		
RB3/INT3 RB3 INT3	45	I/O I	TTL ST	Digital I/O. External interrupt 3.		
RB4/KBI0 RB4 KBI0	44	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.		
RB5/KBI1 RB5 KBI1	43	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	42	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	37	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		
Legend:TTL=TTL compatible inputCMOS=CMOS compatible input or outputST=Schmitt Trigger input with CMOS levelsAnalog=Analog inputI=InputO=OutputP=PowerOD=Open-Drain (no P diode to VDD)						
lote 1: Default assignment for CCP2 when CCP2MX Configuration bit is set.						

TABLE 1-3: PIC18F6XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

ote 1: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Number	Pin Buffer	Description				
TQFP	Туре	Туре	Description			
			PORTC is a bidirectional I/O port.			
30	I/O	ST	Digital I/O.			
	O	—	Timer1 oscillator output.			
	I	ST	Timer1/Timer3 external clock input.			
29	I/O	ST	Digital I/O.			
	I	CMOS	Timer1 oscillator input.			
	I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.			
33	I/O	ST	Digital I/O.			
	I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.			
34	I/O	ST	Digital I/O.			
	I/O	ST	Synchronous serial clock input/output for SPI mode.			
	I/O	ST	Synchronous serial clock input/output for I ² C™ mode.			
35	I/O	ST	Digital I/O.			
	I	ST	SPI data in.			
	I/O	ST	I ² C data I/O.			
36	I/O	ST	Digital I/O.			
	O	—	SPI data out.			
31	I/O	ST	Digital I/O.			
	O	—	EUSART asynchronous transmit.			
	I/O	ST	EUSART synchronous clock (see related RX1/DT1).			
32	I/O	ST	Digital I/O.			
	I	ST	EUSART asynchronous receive.			
	I/O	ST	EUSART synchronous data (see related TX1/CK1).			
Legend:TTL= TTL compatible inputCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerOD= Open-Drain (no P diode to VDD)						
	TQFP 30 29 33 34 35 36 31 32 ompatible input tt Trigger input	TQFP Type 30 I/O 29 I/O 1 I/O 33 I/O 33 I/O 33 I/O 34 I/O 1/O I/O 35 I/O 36 I/O 31 I/O 32 I/O 1/O I/O 32 I/O 1/O I/O 32 I/O	TQFPTypeButter30I/OST30I/OST29I/OST29I/OST33I/OST33I/OST34I/OST35I/OST36I/OST31I/OST32I/OST32I/OSTompatible inputSTtrigger input with CMOS leve			

TABLE 1-3: PIC18F6XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin	Buffer	Description
Fill Name	TQFP	Туре	Туре	Description
				PORTD is a bidirectional I/O port.
RD0/PSP0 RD0 PSP0	58	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD1/PSP1 RD1 PSP1	55	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD2/PSP2 RD2 PSP2	54	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD3/PSP3 RD3 PSP3	53	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD4/PSP4 RD4 PSP4	52	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD5/PSP5 RD5 PSP5	51	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD6/PSP6 RD6 PSP6	50	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD7/PSP7 RD7 PSP7	49	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
	ompatible input tt Trigger input		MOS leve	CMOS = CMOS compatible input or output Is Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

TABLE 1-3: PIC18F6XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number Pin		Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTE is a bidirectional I/O port.		
RE0/RD RE0 RD	2	I/O I	ST TTL	Digital I/O. Read control for Parallel Slave Port.		
RE1/WR RE1 WR	1	I/O I	ST TTL	Digital I/O. Write control for Parallel Slave Port.		
RE2/CS RE2 CS	64	I/O I	ST TTL	Digital I/O. Chip select control for Parallel Slave Port.		
RE3	63	I/O	ST	Digital I/O.		
RE4	62	I/O	ST	Digital I/O.		
RE5	61	I/O	ST	Digital I/O.		
RE6	60	I/O	ST	Digital I/O.		
RE7/CCP2 RE7 CCP2 ⁽²⁾	59	I/O I/O	ST ST	Digital I/O. Capture 2 input/Compare 2 output/PWM2 output.		
Legend: TTL = TTL compatible input CMOS = CMOS compatible input ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD)						

TABLE 1-3: PIC18F6XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Buffer	Description	
Pin Name	TQFP	Туре	Туре	Description	
				PORTF is a bidirectional I/O port.	
RF1/AN6/C2OUT RF1 AN6 C2OUT	17	I/O I O	ST Analog —	Digital I/O. Analog input 6. Comparator 2 output.	
RF2/AN7/C1OUT RF2 AN7 C1OUT	16	I/O I O	ST Analog —	Digital I/O. Analog input 7. Comparator 1 output.	
RF3/AN8 RF3 AN8	15	I/O I	ST Analog	Digital I/O. Analog input 8.	
RF4/AN9 RF4 AN9	14	I/O I	ST Analog	Digital I/O. Analog input 9.	
RF5/AN10/CVREF RF5 AN10 CVREF	13	I/O I O	ST Analog Analog	Digital I/O. Analog input 10. Comparator reference voltage output.	
RF6/AN11 RF6 AN11	12	I/O I	ST Analog	Digital I/O. Analog input 11.	
RF7/AN5/SS RF7 <u>AN5</u> SS	11	I/O O I	ST Analog TTL	Digital I/O. Analog input 5. SPI slave select input.	
Legend:TTL=TTL compatible inputCMOS=CMOS compatible input or outputST=Schmitt Trigger input with CMOS levelsAnalog=Analog inputI=InputO=OutputP=PowerOD=Open-Drain (no P diode to VDD)					

TABLE 1-3: PIC18F6XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Buffer	Description			
Pin Name	TQFP	Туре	Туре	Description			
				PORTG is a bidirectional I/O port.			
RG0	3	I/O	ST	Digital I/O.			
RG1/TX2/CK2 RG1 TX2 CK2	4	I/O O I/O	ST — ST	Digital I/O. AUSART asynchronous transmit. AUSART synchronous clock (see related RX2/DT2).			
RG2/RX2/DT2 RG2 RX2 DT2	5	I/O I I/O	ST ST ST	Digital I/O. AUSART asynchronous receive. AUSART synchronous data (see related TX2/CK2).			
RG3	6	I/O	ST	Digital I/O.			
RG4	8	I/O	ST	Digital I/O.			
Vss	9, 25, 41, 56	Р		Ground reference for logic and I/O pins.			
Vdd	26, 38, 57	Р		Positive supply for logic and I/O pins.			
AVss	20	Р	_	Ground reference for analog modules.			
AVDD	19	Р		Positive supply for analog modules.			
ENVREG	18	Ι	ST	Enable for on-chip voltage regulator.			
VDDCORE/VCAP VDDCORE	10	Р	_	Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled).			
VCAP		Р	—	External filter capacitor connection (regulator enabled).			
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output							

TABLE 1-3: PIC18F6XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for CCP2 when CCP2MX Configuration bit is set.

= Power

Ρ

	Pin Number	Pin	Buffer	
Pin Name	TQFP	Туре	Туре	Description
MCLR	9	Ι	ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device.
RA7/OSC1/CLKI RA7 OSC1 CLKI	49	I/O I I	TTL CMOS CMOS	Oscillator crystal or external clock input. General purpose I/O pin. Oscillator crystal input. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA6/OSC2/CLKO RA6 OSC2 CLKO	50	I/O O O	TTL 	Oscillator crystal or clock output. General purpose I/O pin. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In EC modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
				PORTA is a bidirectional I/O port.
RA0/AN0 RA0 AN0	30	I/O I	TTL Analog	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	29	I/O I	TTL Analog	Digital I/O. Analog input 1.
RA2/AN2/Vref- RA2 AN2 Vref-	28	I/O I I	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	27	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.
RA4/T0CKI RA4 T0CKI	34	I/O I	ST/OD ST	Digital I/O. Open-drain when configured as output. Timer0 external clock input.
RA5/AN4 RA5 AN4	33	I/O I	TTL Analog	Digital I/O. Analog input 4.
RA6				See the OSC2/CLKO/RA6 pin.
RA7				See the OSC1/CLKI/RA7 pin.
Legend: TTL = TTL co ST = Schmit I = Input P = Power	mpatible input t Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

TABLE 1-4: PIC18F8XJ11 PINOUT I/O DESCRIPTIONS

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Din Nomo	Pin Number			Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
RB0/INT0 RB0 INT0	58	I/O I	TTL ST	Digital I/O. External interrupt 0.		
RB1/INT1 RB1 INT1	57	I/O I	TTL ST	Digital I/O. External interrupt 1.		
RB2/INT2 RB2 INT2	56	I/O I	TTL ST	Digital I/O. External interrupt 2.		
RB3/INT3/CCP2 RB3 INT3 CCP2 ⁽¹⁾	55	I/O I I/O	TTL ST ST	Digital I/O. External interrupt 3. Capture 2 input/Compare 2 output/PWM2 output.		
RB4/KBI0 RB4 KBI0	54	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.		
RB5/KBI1 RB5 KBI1	53	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	52	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	47	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power O = Output						

PIC18F8XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-4:**

Ρ = Power

= Open-Drain (no P diode to VDD) OD

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (80-pin devices, Extended Microcontroller mode only).

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number Pin Buffer		Description			
Pin Name	TQFP	Туре	Туре	Description		
				PORTC is a bidirectional I/O port.		
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	36	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.		
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽²⁾	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM2 output.		
RC2/CCP1 RC2 CCP1	43	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output.		
RC3/SCK/SCL RC3 SCK SCL	44	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.		
RC4/SDI/SDA RC4 SDI SDA	45	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.		
RC5/SDO RC5 SDO	46	I/O O	ST —	Digital I/O. SPI data out.		
RC6/TX1/CK1 RC6 TX1 CK1	37	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX1/DT1).		
RC7/RX1/DT1 RC7 RX1 DT1	38	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX1/CK1).		
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (80-pin devices, Extended						

TABLE 1-4: PIC18F8XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (80-pin devices, Extended Microcontroller mode only).

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTD is a bidirectional I/O port.		
RD0/AD0/PSP0 RD0 AD0 PSP0	72	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 0. Parallel Slave Port data.		
RD1/AD1/PSP1 RD1 AD1 PSP1	69	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 1. Parallel Slave Port data.		
RD2/AD2/PSP2 RD2 AD2 PSP2	68	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 2. Parallel Slave Port data.		
RD3/AD3/PSP3 RD3 AD3 PSP3	67	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 3. Parallel Slave Port data.		
RD4/AD4/PSP4 RD4 AD4 PSP4	66	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 4. Parallel Slave Port data.		
RD5/AD5/PSP5 RD5 AD5 PSP5	65	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 5. Parallel Slave Port data.		
RD6/AD6/PSP6 RD6 AD6 PSP6	64	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 6. Parallel Slave Port data.		
RD7/AD7/PSP7 RD7 AD7 PSP7	63	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 7. Parallel Slave Port data.		
Legend:TTL= TTL compatible inputCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerOD= Open-Drain (no P diode to VDD)						

TABLE 1-4: PIC18F8XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (80-pin devices, Extended Microcontroller mode only).

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number Pin Buffer		Description				
Pin Name	TQFP	Туре	Туре	Description			
				PORTE is a bidirectional I/O port.			
RE0/RD/AD8 RE0 RD AD8	4	I/O I I/O	ST TTL TTL	Digital I/O. Read control for Parallel Slave Port. External memory address/data 8.			
RE1/WR/AD9 RE1 WR AD9	3	I/O I I/O	ST TTL TTL	Digital I/O. Write control for Parallel Slave Port. External memory address/data 9.			
RE2/AD10/CS RE2 AD10 CS	78	I/O I/O I	ST TTL TTL	Digital I/O. External memory address/data 10. Chip select control for Parallel Slave Port.			
RE3/AD11 RE3 AD11	77	I/O I/O	ST TTL	Digital I/O. External memory address/data 11.			
RE4/AD12 RE4 AD12	76	I/O I/O	ST TTL	Digital I/O. External memory address/data 12.			
RE5/AD13 RE5 AD13	75	I/O I/O	ST TTL	Digital I/O. External memory address/data 13.			
RE6/AD14 RE6 AD14	74	I/O I/O	ST TTL	Digital I/O. External memory address/data 14.			
RE7/AD15/CCP2 RE7 AD15 CCP2 ⁽³⁾	73	I/O I/O I/O	ST TTL ST	Digital I/O. External memory address/data 15. Capture 2 input/Compare 2 output/PWM2 output.			
I = Input P = Power	tt Trigger input			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) X Configuration bit is cleared (80-pin devices, Extended			

TABLE 1-4: PIC18F8XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (80-pin devices, Extended Microcontroller mode only).

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTF is a bidirectional I/O port.		
RF1/AN6/C2OUT RF1 AN6 C2OUT	23	I/O I O	ST Analog —	Digital I/O. g Analog input 6. Comparator 2 output.		
RF2/AN7/C1OUT RF2 AN7 C1OUT	18	I/O I O	ST Analog —	Digital I/O. Analog input 7. Comparator 1 output.		
RF3/AN8 RF3 AN8	17	I/O I	ST Analog	Digital I/O. Analog input 8.		
RF4/AN9 RF4 AN9	16	I/O I	ST Analog	Digital I/O. Analog input 9.		
RF5/AN10/CVREF RF5 AN10 CVREF	15	I/O I O	ST Analog Analog	Digital I/O. Analog input 10. Comparator reference voltage output.		
RF6/AN11 RF6 AN11	14	I/O I	ST Analog	Digital I/O. Analog input 11.		
RF7/AN5/SS RF7 AN5 SS	13	I/O O I	ST Analog TTL	Digital I/O. Analog input 5. SPI slave select input.		
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD)						

TABLE 1-4: PIC18F8XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (80-pin devices, Extended Microcontroller mode only).

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Number	Pin Bu	Buffer	Description		
TQFP	Туре	Туре	Description		
			PORTG is a bidirectional I/O port.		
5	I/O	ST	Digital I/O.		
6					
	I/O	ST	Digital I/O.		
	0	—	AUSART asynchronous transmit.		
	I/O	ST	AUSART synchronous clock (see related RX2/DT2).		
7					
	I/O	ST	Digital I/O.		
	Ι	ST	AUSART asynchronous receive.		
	I/O	ST	AUSART synchronous data (see related TX2/CK2).		
8	I/O	ST	Digital I/O.		
10	I/O	ST	Digital I/O.		
mpatible input			CMOS = CMOS compatible input or output		
tt Trigger input	with C	MOS leve	els Analog = Analog input		
			O = Output		
			OD = Open-Drain (no P diode to VDD)		
	TQFP 5 6 7 8 10 compatible input	TQFP Type 5 I/O 6 I/O 7 I/O 10 I/O 10 I/O 10 I/O	TQFPTypeType5I/OST6I/OST0-I/OST7I/O7I/O1/OST8I/O10I/OST10I/OST10I/OST10I/OST10I/OST10I/OST10I/OST10I/OST10ST10ST10ST10ST10ST10ST10ST		

TABLE 1-4: PIC18F8XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (80-pin devices, Extended Microcontroller mode only).

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

D!	n Nama	Pin Number	Pin	Buffer	Description		
PI	n Name	TQFP	Туре	Туре	Description		
					PORTH is a bidirectional I/O port.		
RH0/A16 RH0 A16		79	I/O I/O	ST TTL	Digital I/O. External memory address/data 16.		
RH1/A17 RH1 A17		80	I/O I/O	ST TTL	Digital I/O. External memory address/data 17.		
RH2/A18 RH2 A18		1	I/O I/O	ST TTL	Digital I/O. External memory address/data 18.		
RH3/A19 RH3 A19		2	I/O I/O	ST TTL	Digital I/O. External memory address/data 19.		
RH4		22	I/O	ST	Digital I/O.		
RH5		21	I/O	ST	Digital I/O.		
RH6		20	I/O	ST	Digital I/O.		
RH7		19	I/O	ST	Digital I/O.		
Legend:		ompatible input itt Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)		

TABLE 1-4: PIC18F8XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (80-pin devices, Extended Microcontroller mode only).

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

Pin Name	Pin Number	Pin	Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTJ is a bidirectional I/O port.		
RJ0/ALE RJ0 ALE	62	I/O O	ST —	Digital I/O. External memory address latch enable.		
RJ1/OE RJ1 OE	61	I/O O	ST —	Digital I/O. External memory output enable.		
RJ2/WRL RJ2 WRL	60	I/O O	ST —	Digital I/O. External memory write low control.		
RJ3/WRH RJ3 WRH	59	I/O O	ST —	Digital I/O. External memory write high control.		
RJ4/BA0 RJ4 BA0	39	I/O O	ST —	Digital I/O. External memory byte address 0 control.		
RJ5/CE RJ5 CE	40	I/O O	ST —	Digital I/O External memory chip enable control.		
RJ6/LB RJ6 LB	41	I/O O	ST —	Digital I/O. External memory low byte control.		
RJ7/UB RJ7 UB	42	I/O O	ST —	Digital I/O. External memory high byte control.		
Vss	11, 31, 51, 70	Р	_	Ground reference for logic and I/O pins.		
Vdd	32, 48, 71	Р	_	Positive supply for logic and I/O pins.		
AVss	26	Р	—	Ground reference for analog modules.		
AVDD	25	Р	_	Positive supply for analog modules.		
ENVREG	24	Ι	ST	Enable for on-chip voltage regulator.		
VDDCORE/VCAP VDDCORE	12	Ρ	_	Core logic power or external filter capacitor connection. Positive supply for microcontroller core logic (regulator disabled).		
VCAP		Р	_	External filter capacitor connection (regulator enabled).		
VCAP P — External filter capacitor connection (regulator enabled). Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P = Power OD = Open-Drain (no P diode to VDD) Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (80-pin devices, Extended						

TABLE 1-4: PIC18F8XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (80-pin devices, Extended Microcontroller mode only).

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

NOTES:

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18F85J11 family of devices can be operated in six different oscillator modes:

- 1. HS High-Speed Crystal/Resonator
- 2. HSPLL High-Speed Crystal/Resonator with Software PLL Control
- 3. EC External Clock with Fosc/4 Output
- 4. ECPLL External Clock with Software PLL Control
- 5. INTOSC Internal Fast RC (8 MHz) Oscillator
- 6. INTRC Internal 31 kHz Oscillator

Five of these are selected by the user by programming the FOSC2:FOSC0 Configuration bits. The sixth mode (INTRC) may be invoked under software control; it can also be configured as the default mode on device Resets.

In addition, PIC18F85J11 family devices can switch between different clock sources, either under software control or automatically under certain conditions. This allows for additional power savings by managing device clock speed in real time without resetting the application.

The clock sources for the PIC18F85J11 family of devices are shown in Figure 2-1.




FIGURE 2-1: PIC18F85J11 FAMILY CLOCK DIAGRAM

2.2 Control Registers

The OSCCON register (Register 2-1) controls the main aspects of the device clock's operation. It selects the oscillator type to be used, which of the power-managed modes to invoke and the output frequency of the INTOSC source. It also provides status on the oscillators. The OSCTUNE register (Register 2-2) controls the tuning and operation of the internal oscillator block. It also implements the PLLEN bits which control the operation of the Phase Locked Loop (PLL) in Internal Oscillator modes (see Section 2.4.3 "PLL Frequency Multiplier").

REGISTER 2-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-1	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0
IDLEN	IRCF2 ⁽²⁾	IRCF1 ⁽²⁾	IRCF0 ⁽²⁾	OSTS	IOFS	SCS1 ⁽⁴⁾	SCS0 ⁽⁴⁾
bit 7						·	bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	IDLEN: Idle E	Enable bit					
				LEEP instruction			
bit 6-4		: INTOSC Sou					
		(INTOSC drive					
	110 = 4 MHz	=					
	101 = 2 MHz						
	100 = 1 MHz 011 = 500 kH	. ,					
	010 = 250 kH						
	001 = 125 kH			(0)			
		z (from either II		,			
bit 3		ator Start-up Tir					
				ut has expired; ut is running; pr			
bit 2	IOFS: INTOS	C Frequency S	table bit				
		oscillator freque oscillator freque		ble			
bit 1-0	SCS1:SCS0:	System Clock	Select bits ⁽⁴⁾				
	11 = Internal	oscillator block					
	10 = Primary						
	01 = Timer1 o						
	<u>When FOSC2</u> 00 = Primary						
	When FOSC2						
	00 = Internal						
Note 1: F	Pacat stata dana	nde on state of	the IESO Com	figuration bit			
	Reset state depe	nus un state ul		ingulation bit.			

- 2: Modifying these bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks.
- 3: Source selected by the INTSRC bit (OSCTUNE<7>), see text.
- 4: Modifying these bits will cause an immediate clock source switch.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN ⁽¹⁾	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	INTSRC: Inte	rnal Oscillator I	_ow-Frequenc	y Source Select	t bit		
	1 = 31.25 kH	z device clock	derived from 8	B MHz INTOSC	source (divide-	by-256 enabled	i)
				RC 31 kHz oscil	lator		
bit 6	PLLEN: Freq	uency Multiplie	r PLL Enable	bit ⁽¹⁾			
	1 = PLL enat						
	0 = PLL disal	bled					
bit 5-0	TUN5:TUN0:	Fast RC Oscill	ator (INTOSC) Frequency Tur	ning bits		
	011111 = Ma	ximum frequen	су				
	•	•					
	•	•					
	000001				- 4 4 4		
	000000 = Ce 111111	nter frequency.	Fast RC osci	llator is running	at the calibrate	ea trequency.	
	•	•					
	•	•					
	100000 = Mir	nimum frequen	су				

REGISTER 2-2: OSCTUNE: OSCILLATOR TUNING REGISTER

Note 1: Available only for ECPLL and HSPLL oscillator configurations; otherwise, this bit is unavailable and reads as '0'.

2.3 Clock Sources and Oscillator Switching

Essentially, PIC18F85J11 family devices have three independent clock sources:

- Primary oscillators
- Secondary oscillators
- Internal oscillator

The **primary oscillators** can be thought of as the main device oscillators. These are any external oscillators connected to the OSC1 and OSC2 pins, and include the External Crystal and Resonator modes and the External Clock modes. In some circumstances, the internal oscillator block may be considered a primary oscillator. The particular mode is defined by the FOSC Configuration bits. The details of these modes are covered in **Section 2.4 "External Oscillator Modes**".

The **secondary oscillators** are external clock sources that are not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode. PIC18F85J11 family devices offer the Timer1 oscillator as a secondary oscillator source. This oscillator, in all power-managed modes, is often the time base for functions such as a Real-Time Clock. The Timer1 oscillator is discussed in greater detail in **Section 12.3** "**Timer1 Oscillator**"

In addition to being a primary clock source in some circumstances, the **internal oscillator** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor. The internal oscillator block is discussed in more detail in **Section 2.5** "Internal Oscillator **Block**".

The PIC18F85J11 family includes features that allow the device clock source to be switched from the main oscillator, chosen by device configuration, to one of the alternate clock sources. When an alternate clock source is enabled, various power-managed operating modes are available.

© 2007 Microchip Technology Inc.

2.3.1 CLOCK SOURCE SELECTION

The System Clock Select bits, SCS1:SCS0 (OSCCON<1:0>), select the clock source. The available clock sources are the primary clock, defined by the FOSC1:FOSC0 Configuration bits, the secondary clock (Timer1 oscillator) and the internal oscillator. The clock source changes after one or more of the bits are written to, following a brief clock transition interval.

The OSTS (OSCCON<3>) and T1RUN (T1CON<6>) bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer (OST) has timed out and the primary clock is providing the device clock in primary clock modes. The T1RUN bit indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these bits will be set at any time. If neither of these bits are set, the INTRC is providing the clock, or the internal oscillator has just started and is not yet stable.

The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0 "Power-Managed Modes"**.

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the Timer1 oscillator starts.

2.3.1.1 System Clock Selection and the FOSC2 Configuration Bit

The SCS bits are cleared on all forms of Reset. In the device's default configuration, this means the primary oscillator defined by FOSC1:FOSC0 (that is, one of the HS or EC modes) is used as the primary clock source on device Resets.

The default clock configuration on Reset can be changed with the FOSC2 Configuration bit. This bit determines whether the external or internal oscillator will be the default clock source on subsequent device Resets. By extension, it also has the effect of determining the clock source selected when SCS1:SCS0 are in their Reset state (= 00). When FOSC2 = 1 (default), the oscillator source defined by FOSC1:FOSC0 is selected whenever SCS1:SCS0 = 00. When FOSC2 = 0, the internal oscillator block is selected whenever SCS1:SCS2 = 00.

In those cases when the internal oscillator block is the default clock on Reset, the Fast RC oscillator (INTOSC) will be used as the device clock source. It will initially start at 1 MHz; the postscaler selection that corresponds to the Reset value of the IRCF2:IRCF0 bits ('100').

Regardless of the setting of FOSC2, INTRC will always be enabled on device power-up. It serves as the clock source until the device has loaded its configuration values from memory. It is at this point that the FOSC Configuration bits are read and the oscillator selection of the operational mode is made.

Note that either the primary clock or the internal oscillator will have two bit setting options for the possible values of SCS1:SCS0, at any given time, depending on the setting of FOSC2.

2.3.2 OSCILLATOR TRANSITIONS

PIC18F85J11 family devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in Section 3.1.2 "Entering Power-Managed Modes".

2.4 External Oscillator Modes

2.4.1 CRYSTAL OSCILLATOR/CERAMIC RESONATORS (HS MODES)

In HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-2 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note:	Use of a series cut crystal may give a fre-
	quency out of the crystal manufacturer's
	specifications.

TABLE 2-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Typical Capacitor Values Used:							
Mode Freq. OSC1 OSC2							
HS	8.0 MHz 16.0 MHz	27 pF 22 pF	27 pF 22 pF				

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588, "PIC[®] Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices"
- AN849, "Basic PIC® Oscillator Design"
- AN943, "Practical PIC[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

See the notes following Table 2-2 for additional information.

TABLE 2-2:

CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.	Typical Capacitor Values Tested:	
		C1	C2
HS	4 MHz	27 pF	27 pF
	8 MHz	22 pF	22 pF
	20 MHz	15 pF	15 pF

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.


Refer to the Microchip application notes cited in Table 2-1 for oscillator specific information. Also see the notes following this table for additional information.

Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.

- 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- **3:** Rs may be required to avoid overdriving crystals with low drive level specification.
- 4: Always verify oscillator performance over the VDD and temperature range that is expected for the application.

FIGURE 2-2:

CRYSTAL/CERAMIC RESONATOR OPERATION (HS OR HSPLL CONFIGURATION)




3: RF varies with the oscillator mode chosen.

2.4.2 EXTERNAL CLOCK INPUT (EC MODES)

The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.


In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.

FIGURE 2-3: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-4. In this configuration, the divide-by-4 output on OSC2 is not available.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




2.4.3 PLL FREQUENCY MULTIPLIER

A Phase Locked Loop (PLL) circuit is provided as an option for users who want to use a lower frequency oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals, or users who require higher clock speeds from an internal oscillator. For these reasons, the HSPLL and ECPLL modes are available.

The HSPLL and ECPLL modes provide the ability to selectively run the device at 4 times the external oscillating source to produce frequencies up to 40 MHz. The PLL is enabled by programming the FOSC2:FOSC0 Configuration bits (CONFIG2L<2:0>) to either '110' (for ECPLL) or '100' (for HSPLL). In addition, the PLLEN bit (OSCTUNE<6>) must also be set. Clearing PLLEN disables the PLL, regardless of the chosen oscillator configuration. It also allows additional flexibility for controlling the application's clock speed in software.

FIGURE 2-5: PLL BLOCK DIAGRAM



2.5 Internal Oscillator Block

The PIC18F85J11 family of devices includes an internal oscillator block which generates two different clock signals; either can be used as the microcontroller's clock source. This may eliminate the need for an external oscillator circuit on the OSC1 and/or OSC2 pins.

The main output is the Fast RC oscillator, or INTOSC, an 8 MHz clock source which can be used to directly drive the device clock. It also drives a postscaler which can provide a range of clock frequencies from 31 kHz to 4 MHz. INTOSC is enabled when a clock frequency from 125 kHz to 8 MHz is selected. The INTOSC output can also be enabled when 31 kHz is selected, depending on the INTSRC bit (OSCTUNE<7>).

The other clock source is the Internal RC oscillator (INTRC), which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source. It is also enabled automatically when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 22.0 "Special Features of the CPU".

The clock source frequency (INTOSC direct, INTOSC with postscaler or INTRC direct) is selected by configuring the IRCF bits of the OSCCON register. The default frequency on device Resets is 1 MHz.

2.5.1 OSC1 AND OSC2 PIN CONFIGURATION

Whenever the internal oscillator is configured as the default clock source (FOSC2 = 0), the OSC1 and OSC2 pins are reconfigured automatically as port pins, RA6 and RA7. In this mode, they function as general digital I/O. All oscillator functions on the pins are disabled.

2.5.2 INTERNAL OSCILLATOR OUTPUT FREQUENCY AND TUNING

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8 MHz. It can be adjusted in the user's application by writing to TUN5:TUN0 (OSCTUNE<5:0>) in the OSCTUNE register (Register 2-2).

When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. The oscillator will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

The INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC or vice versa. The frequency of INTRC is not affected by OSCTUNE.

2.5.3 INTOSC FREQUENCY DRIFT

The INTOSC frequency may drift as VDD or temperature changes, and can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This will have no effect on the INTRC clock source frequency.

Tuning INTOSC requires knowing when to make the adjustment, in which direction it should be made, and in some cases, how large a change is needed. Three compensation techniques are shown here.

2.5.3.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency.

2.5.3.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is much greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

2.5.3.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free-running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register.

^{© 2007} Microchip Technology Inc.

2.6 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In RC_RUN and RC_IDLE modes, the internal oscillator provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 22.2 "Watchdog Timer (WDT)" through Section 22.5 "Fail-Safe Clock Monitor" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up).

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock (RTC). Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in Section 25.2 "DC Characteristics: Power-Down and Supply Current".

2.7 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.6 "Power-up Timer (PWRT)**".

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 25-10). It is always enabled.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

There is a delay of interval TCSD (parameter 38, Table 25-10), following POR, while the controller becomes ready to execute instructions.

Oscillator Mode	OSC1 Pin	OSC2 Pin						
EC, ECPLL	Floating, pulled by external clock	At logic low (clock/4 output)						
HS, HSPLL	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level						
INTOSC	I/O pin, RA6, direction controlled by TRISA<6>	I/O pin, RA7, direction controlled by TRISA<7>						

 TABLE 2-3:
 OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-2 in Section 4.0 "Reset" for time-outs due to Sleep and MCLR Reset.

3.0 POWER-MANAGED MODES

The PIC18F85J11 family devices provide the ability to manage power consumption by simply managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. For the sake of managing power in an application, there are three primary modes of operation:

- Run mode
- Idle mode
- Sleep mode

These modes define which portions of the device are clocked and at what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several power-saving features offered on previous PIC[®] MCUs. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC MCUs, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and which clock source is to be used. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC2:FOSC0 Configuration bits
- the secondary clock (Timer1 oscillator)
- the internal oscillator

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in Section 3.1.3 "Clock Transitions and Status Indicators" and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

		CON bits	Module Clocking		Available Cleak and Oscillator Source				
Mode	IDLEN<7>(1)	SCS1:SCS0<1:0>	CPU	Peripherals	Available Clock and Oscillator Source				
Sleep	0	N/A	Off	Off	None – All clocks are disabled				
PRI_RUN	N/A	10	Clocked	Clocked	Primary – HS, EC, HSPLL, ECPLL; this is the normal, full power execution mode				
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 Oscillator				
RC_RUN	N/A	11	Clocked	Clocked	Internal Oscillator				
PRI_IDLE	1	10	Off	Clocked	Primary – HS, EC, HSPLL, ECPLL				
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator				
RC_IDLE	1	11	Off	Clocked	Internal Oscillator				

TABLE 3-1: POWER-MANAGED MODES

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Two bits indicate the current clock source and its status: OSTS (OSCCON<3>) and T1RUN (T1CON<6>). In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If neither of these bits is set, INTRC is clocking the device.

Note:	Executing a SLEEP instruction does not necessarily place the device into Sleep					
	mode. It acts as the trigger to place the					
	controller into either the Sleep mode, or					
	one of the Idle modes, depending on the					
	setting of the IDLEN bit.					

3.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

3.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see Section 22.4 "Two-Speed Start-up" for details). In this mode, the OSTS bit is set (see Section 2.2 "Control Registers").


3.2.2 SEC_RUN MODE


The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high-accuracy clock source.

SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result. On transitions from SEC_RUN mode to PRI_RUN mode, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.









3.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator; the primary clock is shut down. This mode provides the best power conservation of all the Run modes while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

This mode is entered by setting SCS bits to '11'. When the clock source is switched to the INTRC (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTRC while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.







3.3 Sleep Mode

The power-managed Sleep mode is identical to the legacy Sleep mode offered in all other PIC microcontrollers. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator if either the Two-Speed Start-up or the Fail-Safe Clock Monitor is enabled (see **Section 22.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 25-10) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.


While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.

FIGURE 3-5: TRANSITION TIMING FOR ENTRY TO SLEEP MODE





TRANSITION TIMING FOR WAKE FROM SLEEP (HSPLL)



3.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set the SCS bits to '10' and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC1:FOSC0 Configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).

3.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then set SCS1:SCS0 to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled, but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.





FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



3.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then clear the SCS bits and execute SLEEP. When the clock source is switched to the INTRC, the primary oscillator is shut down and the OSTS bit is cleared.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC. The IDLEN and SCS bits are not affected by the wake-up. The INTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode, or any of the Idle modes, is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed mode sections (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode, or the Sleep mode, to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 22.2 "Watchdog Timer (WDT)").

The Watchdog Timer and postscaler are cleared by one of the following events:

- executing a SLEEP or CLRWDT instruction
- the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled)

3.5.3 EXIT BY RESET

Exiting an Idle or Sleep mode by Reset automatically forces the device to run from the INTRC.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped; and
- the primary clock source is either the EC or ECPLL mode.

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (EC). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay. NOTES:

4.0 RESET

The PIC18F85J11 family of devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR, and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.6.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 22.2 "Watchdog Timer (WDT)".

A simplified block diagram of the on-chip Reset circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.7 "Reset State of Registers"**.

The RCON register also has a control bit for setting interrupt priority (IPEN). Interrupt priority is discussed in **Section 9.0 "Interrupts"**.




FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

REGISTEF	R 4-1: RCO	ON: RESET CO	ONTROL REC	GISTER			
R/W-0	U-0	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	СМ	RI	TO	PD	POR	BOR
bit 7							bit 0
Legend:							
R = Readal		W = Writable		U = Unimplem			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 7	IPEN: Interr	upt Priority Enat	ole bit				
		priority levels or					
	0 = Disable	priority levels of	n interrupts (PI	C16XXXX Com	patibility mode	e)	
bit 6	Unimpleme	nted: Read as '	0'				
bit 5	CM: Configu	uration Mismatch	n Flag bit				
		guration mismate					
	_	juration mismate		red. Must be se	t in software o	once the reset o	ccurs.
bit 4		nstruction Flag b					
		SET instruction SET instruction				ist he set in so	oftware after a
		out Reset occurs		cadoling a dov			invaro anor a
bit 3	TO: Watchde	og Time-out Fla	g bit				
	• •	oower-up, CLRW		or SLEEP instruc	ction		
bit 2	PD: Power-I	Down Detection	Flag bit				
		power-up or by t					
	0 = Set by e	execution of the	SLEEP instruc	tion			
bit 1		r-on Reset Statu					
		r-on Reset has				an Daaat aaaur	-
bit 0		r-on Reset occu n-out Reset Stat	•	set in soltware a	aller a Power-	on Reset occur	5)
		n-out Reset Stat		(cot by firmword			
		n-out Reset occ				-out Reset occ	urs)
			(
Note 1:	It is recommend Power-on Rese	ded that the \overline{PO}		er a Power-on F	leset has beer	n detected so th	at subsequent
2:	If the on-chip v BOR" for more		is disabled, \overline{B}	OR remains '0'	at all times. S	ee Section 4.4	.1 "Detecting
3:	Brown-out Res '1' by software	et is said to have immediately afte			d POR is '1' (a	assuming that \overline{P}	OR was set to

REGISTER 4-1: RCON: RESET CONTROL REGISTER

4.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering a hard external Reset of the device. A Reset is generated by holding the pin low. PIC18 extended microcontroller devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

4.3 Power-on Reset (POR)

A Power-on Reset condition is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the $\overline{\text{MCLR}}$ pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

Power-on Reset events are captured by the \overrightarrow{POR} bit (RCON<1>). The state of the bit is set to '0' whenever a Power-on Reset occurs; it does not change for any other Reset event. \overrightarrow{POR} is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any Power-on Reset.


4.4 Brown-out Reset (BOR)

The PIC18F85J11 family of devices incorporates a simple BOR function when the internal regulator is enabled (ENVREG pin is tied to VDD). The voltage regulator will trigger a Brown-out Reset when output of the regulator to the device core approaches the voltage at which the device is unable to run at full speed. The BOR circuit also keeps the device in Reset as VDD rises, until the regulator's output level is sufficient for full-speed operation.

Once a BOR has occurred, the Power-up Timer will keep the chip in Reset for TPWRT (parameter 33). If VDD drops below the threshold for full-speed operation while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises to the point where regulator output is sufficient, the Power-up Timer will execute the additional time delay.

FIGURE 4-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.

4.4.1 DETECTING BOR

The BOR bit always resets to '0' on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any Power-on Reset event. If BOR is '0' while POR is '1', it can be reliably assumed that a Brown-out Reset event has occurred.

If the voltage regulator is disabled, Brown-out Reset functionality is disabled. In this case, the BOR bit cannot be used to determine a Brown-out Reset event. The BOR bit is still cleared by a Power-on Reset event.

^{© 2007} Microchip Technology Inc.

4.5 Configuration Mismatch (CM)

The Configuration Mismatch (CM) Reset is designed to detect and attempt to recover from random, memory corrupting events. These include Electrostatic Discharge (ESD) events, which can cause widespread, single bit changes throughout the device and result in catastrophic failure.

In PIC18FXXJXX Flash devices, the device Configuration registers (located in the configuration memory space) are continuously monitored during operation by comparing their values to complimentary Shadow registers.

If a mismatch is detected between the two sets of registers, a CM Reset automatically occurs. These events are captured by the \overline{CM} bit (RCON<5>) being set to '0'. This bit does not change for any other Reset event.

A CM Reset behaves similarly to a Master Clear Reset, RESET instruction, WDT time-out or Stack Event Resets. As with all hard and power Reset events, the device Configuration Words are reloaded from the Flash Configuration Words in program memory as the device restarts.

4.6 **Power-up Timer (PWRT)**

PIC18F85J11 family devices incorporate an on-chip Power-up Timer (PWRT) to help regulate the Power-on Reset process. The PWRT is always enabled. The main function is to ensure that the device voltage is stable before code is executed.


The Power-up Timer (PWRT) of the PIC18F85J11 family devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 for details.

4.6.1 TIME-OUT SEQUENCE

If enabled, the PWRT time-out is invoked after the POR pulse has cleared. The total time-out will vary based on the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5 and Figure 4-6 all depict time-out sequences on power-up with the Power-up Timer enabled.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the PWRT will expire. Bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 4-5). This is useful for testing purposes, or to synchronize more than one PIC18FXXXX device operating in parallel.






FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 4-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



4.7 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of <u>normal</u> operation. Status <u>bits</u> from the RCON register, <u>CM</u>, <u>RI</u>, <u>TO</u>, <u>PD</u>, <u>POR</u> and <u>BOR</u>, are set or cleared differently in different Reset situations, as indicated in Table 4-1. These bits are used in software to determine the nature of the Reset. Table 4-2 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 4-1:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition		RCON Register					STKPTR Register		
Condition	Counter ⁽¹⁾	СМ	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	0	0	0	0
RESET Instruction	0000h	u	0	u	u	u	u	u	u
Brown-out Reset	0000h	1	1	1	1	u	0	u	u
MCLR during power-managed Run modes	0000h	u	u	1	u	u	u	u	u
MCLR during power-managed Idle modes and Sleep mode	0000h	u	u	1	0	u	u	u	u
WDT time-out during full power or power-managed Run modes	0000h	u	u	0	u	u	u	u	u
MCLR during full power execution	0000h	u	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u	u	u	u	u	u	u	1
WDT time-out during power-managed Idle or Sleep modes	PC + 2	u	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2	u	u	u	0	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

TABLE 4-2:	INITIALIZATION CONDITIONS FOR ALL REGISTERS
------------	---

Register	Applicabl	e Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets CM Resets	Wake-up via WDT or Interrupt
TOSU	PIC18F6XJ11	PIC18F8XJ11	0 0000	0 0000	0 uuuu (1)
TOSH	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu (1)
TOSL	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu (1)
STKPTR	PIC18F6XJ11	PIC18F8XJ11	uu-0 0000	00-0 0000	uu-u uuuu (1)
PCLATU	PIC18F6XJ11	PIC18F8XJ11	0 0000	0 0000	u uuuu
PCLATH	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu
PCL	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	PC + 2 ⁽²⁾
TBLPTRU	PIC18F6XJ11	PIC18F8XJ11	00 0000	00 0000	uu uuuu
TBLPTRH	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu
TABLAT	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu
PRODH	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu
PRODL	PIC18F6XJ11	PIC18F8XJ11	XXXX XXXX	uuuu uuuu	uuuu uuuu
INTCON	PIC18F6XJ11	PIC18F8XJ11	0000 000x	0000 000u	uuuu uuuu ⁽³⁾
INTCON2	PIC18F6XJ11	PIC18F8XJ11	1111 1111	1111 1111	uuuu uuuu ⁽³⁾
INTCON3	PIC18F6XJ11	PIC18F8XJ11	1100 0000	1100 0000	uuuu uuuu ⁽³⁾
INDF0	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A
POSTINC0	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A
POSTDEC0	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A
PREINC0	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A
PLUSW0	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A
FSR0H	PIC18F6XJ11	PIC18F8XJ11	xxxx	uuuu	uuuu
FSR0L	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu
WREG	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF1	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A
POSTINC1	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A
POSTDEC1	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A
PREINC1	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A
PLUSW1	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 4-1 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as '0'.

^{© 2007} Microchip Technology Inc.

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

IADLE 4-2:	INTTALIZA		I IONS FOR ALL REG	SFOR ALL REGISTERS (CONTINUED)				
Register	egister Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets CM Resets	Wake-up via WDT or Interrupt			
FSR1H	PIC18F6XJ11	PIC18F8XJ11	xxxx	uuuu	uuuu			
FSR1L	PIC18F6XJ11	PIC18F8XJ11	XXXX XXXX	uuuu uuuu	uuuu uuuu			
BSR	PIC18F6XJ11	PIC18F8XJ11	0000	0000	uuuu			
INDF2	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A			
POSTINC2	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A			
POSTDEC2	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A			
PREINC2	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A			
PLUSW2	PIC18F6XJ11	PIC18F8XJ11	N/A	N/A	N/A			
FSR2H	PIC18F6XJ11	PIC18F8XJ11	xxxx	uuuu	uuuu			
FSR2L	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu			
STATUS	PIC18F6XJ11	PIC18F8XJ11	x xxxx	u uuuu	u uuuu			
TMR0H	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu			
TMR0L	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu			
TOCON	PIC18F6XJ11	PIC18F8XJ11	1111 1111	1111 1111	uuuu uuuu			
OSCCON	PIC18F6XJ11	PIC18F8XJ11	0100 q000	0100 q000	uuuu quuu			
WDTCON	PIC18F6XJ11	PIC18F8XJ11	00	00	uu			
RCON ⁽⁴⁾	PIC18F6XJ11	PIC18F8XJ11	0-11 11q0	0-uq qquu	u-uu qquu			
TMR1H	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu			
TMR1L	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu			
T1CON	PIC18F6XJ11	PIC18F8XJ11	0000 0000	u0uu uuuu	uuuu uuuu			
TMR2	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu			
PR2	PIC18F6XJ11	PIC18F8XJ11	1111 1111	1111 1111	1111 1111			
T2CON	PIC18F6XJ11	PIC18F8XJ11	-000 0000	-000 0000	-uuu uuuu			
SSPBUF	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	սսսս սսսս			
SSPADD	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu			
SSPSTAT	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu			
SSPCON1	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	սսսս սսսս			
SSPCON2	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu			

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 4-1 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as '0'.

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

TADLE 4-2.		INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)				
Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction S <u>tac</u> k Resets CM Resets	Wake-up via WDT or Interrupt	
ADRESH	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ADRESL	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ADCON0	PIC18F6XJ11	PIC18F8XJ11	0-00 0000	0-00 0000	u-uu uuuu	
ADCON1	PIC18F6XJ11	PIC18F8XJ11	00 0000	00 0000	uu uuuu	
ADCON2	PIC18F6XJ11	PIC18F8XJ11	0-00 0000	0-00 0000	u-uu uuuu	
CVRCON	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu	
CMCON	PIC18F6XJ11	PIC18F8XJ11	0000 0111	0000 0111	uuuu uuuu	
TMR3H	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR3L	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T3CON	PIC18F6XJ11	PIC18F8XJ11	0000 0000	uuuu uuuu	uuuu uuuu	
PSPCON	PIC18F6XJ11	PIC18F8XJ11	0000	0000	uuuu	
SPBRG1	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu	
RCREG1	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu	
TXREG1	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu	
TXSTA1	PIC18F6XJ11	PIC18F8XJ11	0000 0010	0000 0010	uuuu uuuu	
RCSTA1	PIC18F6XJ11	PIC18F8XJ11	0000 000x	0000 000x	uuuu uuuu	
EECON2	PIC18F6XJ11	PIC18F8XJ11				
EECON1	PIC18F6XJ11	PIC18F8XJ11	0 x00-	0 u00-	0 u00-	
IPR3	PIC18F6XJ11	PIC18F8XJ11	00 -11-	00 -11-	uu -uu-	
PIR3	PIC18F6XJ11	PIC18F8XJ11	00 -00-	00 -00-	uu -00- (3)	
PIE3	PIC18F6XJ11	PIC18F8XJ11	00 -00-	00-00-	uu -00-	
IPR2	PIC18F6XJ11	PIC18F8XJ11	11 111-	11 111-	uu uuu-	
PIR2	PIC18F6XJ11	PIC18F8XJ11	00 000-	00 000-	uu uuu- (3)	
PIE2	PIC18F6XJ11	PIC18F8XJ11	00 000-	00 000-	uu uuu-	
IPR1	PIC18F6XJ11	PIC18F8XJ11	1111 1-11	1111 1-11	uuuu u-uu	
PIR1	PIC18F6XJ11	PIC18F8XJ11	0000 0-00	0000 0-00	uuuu u-uu ⁽³⁾	
PIE1	PIC18F6XJ11	PIC18F8XJ11	0000 0-00	0000 0-00	uuuu u-uu	
MEMCON	PIC18F6XJ11	PIC18F8XJ11	0-0000	0-0000	u-uuuu	
OSCTUNE	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 4-1 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as '0'.

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicabl	e Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets CM Resets	Wake-up via WDT or Interrupt
TRISJ	PIC18F6XJ11	PIC18F8XJ11	1111 1111	1111 1111	սսսս սսսս
TRISH	PIC18F6XJ11	PIC18F8XJ11	1111 1111	1111 1111	uuuu uuuu
TRISG	PIC18F6XJ11	PIC18F8XJ11	0001 1111	0001 1111	uuuu uuuu
TRISF	PIC18F6XJ11	PIC18F8XJ11	1111 111-	1111 111-	uuuu uuu-
TRISE	PIC18F6XJ11	PIC18F8XJ11	1111 1-11	1111 1-11	uuuu u-uu
TRISD	PIC18F6XJ11	PIC18F8XJ11	1111 1111	1111 1111	uuuu uuuu
TRISC	PIC18F6XJ11	PIC18F8XJ11	1111 1111	1111 1111	uuuu uuuu
TRISB	PIC18F6XJ11	PIC18F8XJ11	1111 1111	1111 1111	uuuu uuuu
TRISA ⁽⁵⁾	PIC18F6XJ11	PIC18F8XJ11	1111 1111 (5)	1111 1111 (5)	uuuu uuuu (5)
LATJ	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATH	PIC18F6XJ11	PIC18F8XJ11	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATG	PIC18F6XJ11	PIC18F8XJ11	00-x xxxx	00-u uuuu	uu-u uuuu
LATF	PIC18F6XJ11	PIC18F8XJ11	xxxx xxx-	uuuu uuu-	uuuu uuu-
LATE	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATD	PIC18F6XJ11	PIC18F8XJ11	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATC	PIC18F6XJ11	PIC18F8XJ11	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATB	PIC18F6XJ11	PIC18F8XJ11	XXXX XXXX	uuuu uuuu	uuuu uuuu
LATA ⁽⁵⁾	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx(5)	uuuu uuuu (5)	uuuu uuuu (5)
PORTJ	PIC18F6XJ11	PIC18F8XJ11	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTH	PIC18F6XJ11	PIC18F8XJ11	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTG	PIC18F6XJ11	PIC18F8XJ11	000x xxxx	000u uuuu	000u uuuu
PORTF	PIC18F6XJ11	PIC18F8XJ11	xxxx xxx-	uuuu uuu-	uuuu uuu-
PORTE	PIC18F6XJ11	PIC18F8XJ11	xxxx x-xx	uuuu u-uu	uuuu u-uu
PORTD	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTB	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA ⁽⁵⁾	PIC18F6XJ11	PIC18F8XJ11	xx0x 0000 (5)	uu0u 0000 (5)	uuuu uuuu (5)
SPBRGH1	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu
BAUDCON1	PIC18F6XJ11	PIC18F8XJ11	01-0 0-00	01-0 0-00	uu-u u-uu
CCPR1H	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1L	PIC18F6XJ11	PIC18F8XJ11	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	PIC18F6XJ11	PIC18F8XJ11	00 0000	00 0000	uu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 4: See Table 4-1 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as '0'.

TABLE 4-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
---	---

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets CM Resets	Wake-up via WDT or Interrupt
CCPR2H	PIC18F6XJ11	PIC18F8XJ11	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCPR2L	PIC18F6XJ11	PIC18F8XJ11	XXXX XXXX	սսսս սսսս	uuuu uuuu
CCP2CON	PIC18F6XJ11	PIC18F8XJ11	00 0000	00 0000	uu uuuu
SPBRG2	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu
RCREG2	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu
TXREG2	PIC18F6XJ11	PIC18F8XJ11	0000 0000	0000 0000	uuuu uuuu
TXSTA2	PIC18F6XJ11	PIC18F8XJ11	0000 -010	0000 -010	uuuu -uuu
RCSTA2	PIC18F6XJ11	PIC18F8XJ11	0000 000x	0000 000x	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 4-1 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as '0'.

NOTES:

5.0 MEMORY ORGANIZATION

There are two types of memory in PIC18 Flash microcontroller devices:

- Program Memory
- Data RAM


As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**.

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The entire PIC18F85J11 family offers a range of on-chip Flash program memory sizes, from 8 Kbytes (up to 4,096 single-word instructions) to 32 Kbytes (32,768 single-word instructions). The program memory maps for individual family members are shown in Figure 5-1.



5.1.1 HARD MEMORY VECTORS

All PIC18 devices have a total of three hard-coded return vectors in their program memory space. The Reset vector address is the default value to which the program counter returns on all device Resets; it is located at 0000h.

PIC18 devices also have two interrupt vector addresses for the handling of high priority and low priority interrupts. The high priority interrupt vector is located at 0008h and the low priority interrupt vector is at 0018h. Their locations in relation to the program memory map are shown in Figure 5-2.

FIGURE 5-2: HARD VECTOR AND CONFIGURATION WORD LOCATIONS FOR PIC18F85J11 FAMILY FAMILY DEVICES

Reset Vector	0000h					
High Priority Interrupt Vector	0008h					
Low Priority Interrupt Vector	0018h					
On-Chip Program Memory						
Flash Configuration Words	(Top of Memory-7) (Top of Memory)					
Read as 'o'						
	1FFFFFh					
of on-chip program m Figure 5-1 for device- Shaded area represe	Legend: (Top of Memory) represents upper boundary of on-chip program memory space (see Figure 5-1 for device-specific values). Shaded area represents unimplemented memory. Areas are not shown to scale.					

5.1.2 FLASH CONFIGURATION WORDS

Because PIC18F85J11 family devices do not have persistent configuration memory, the top four words of on-chip program memory are reserved for configuration information. On Reset, the configuration information is copied into the Configuration registers.

The Configuration Words are stored in their program memory location in numerical order, starting with the lower byte of CONFIG1 at the lowest address and ending with the upper byte of CONFIG4. For these devices, only Configuration Words, CONFIG1 through CONFIG3, are used; CONFIG4 is reserved. The actual addresses of the Flash Configuration Word for devices in the PIC18F85J11 family are shown in Table 5-1. Their location in the memory map is shown with the other memory vectors in Figure 5-2.

Additional details on the device Configuration Words are provided in **Section 22.1** "**Configuration Bits**".

TABLE 5-1:FLASH CONFIGURATION
WORD FOR PIC18F85J11
FAMILY DEVICES

Device	Program Memory (Kbytes)	Configuration Word Addresses		
PIC18F63J11	8	1FF8h to 1FFFh		
PIC18F83J11	0			
PIC18F64J11	16	3FF8h to 3FFFh		
PIC18F84J11	10	3660110 366611		
PIC18F65J11	32	7FF8h to 7FFFh		
PIC18F85J11	32			

5.1.3 PIC18F8XJ11 PROGRAM MEMORY MODES

The 80-pin devices in this family can address up to a total of 2 Mbytes of program memory. This is achieved through the external memory bus. There are two distinct operating modes available to the controllers:

- Microcontroller (MC)
- Extended Microcontroller (EMC)

The Program Memory mode is determined by setting the EMB Configuration bits (CONFIG3L<5:4>), as shown in Register 5-1. (See also **Section 22.1** "**Configuration Bits**" for additional details on the device Configuration bits.)

The Program Memory modes operate as follows:

 The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the top of on-chip memory causes a read of all '0's (a NOP instruction).

The Microcontroller mode is also the only operating mode available to 64-pin devices.

• The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip program memory; above this, the device accesses external program memory up to the 2-Mbyte program space limit. Execution automatically switches between the two memories as required.

The setting of the EMB Configuration bits also controls the address bus width of the external memory bus. This is covered in more detail in **Section 7.0** "**External Memory Bus**".

In all modes, the microcontroller has complete access to data RAM.

Figure 5-3 compares the memory maps of the different Program Memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 5-2.

R/WO-1 R/WO-1 R/WO-1 R/WO-1 **R/WO-1** U-0 U-0 U-0 WAIT BW EMB1 EMB0 EASHFT bit 7 bit 0 Leaend: R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed '1' = Bit is set '0' = Bit is cleared WAIT: External Bus Wait Enable bit bit 7 1 = Wait selections from MEMCON.WAIT<1:0> unavailable, and the device will not wait Wait programmed by MEMCON.WAIT<1:0> 0 =

REGISTER 5-1: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)⁽¹⁾

bit 6	BW: Data Bus Width Select bit

- 1 = 16-Bit External Bus mode
- 0 = 8-Bit External Bus mode
- bit 5:4 EMB1:EMB0: External Memory Bus Configuration bits
 - 00 = Extended Microcontroller mode 20-Bit Address mode
 - 01 = Extended Microcontroller mode 16-Bit Address mode
 - 10 = Extended Microcontroller mode 12-Bit Address mode
 - 11 = Microcontroller mode external bus disabled
- bit 3 EASHFT: External Address Bus Shift Enable bit
 - 1 = Address shifting enabled external address bus is shifted to start at 000000h
 - 0 = Address shifting disabled external address bus reflects the PC value
- bit 2-0 Unimplemented: Read as '0'

Note 1: CONFIG3L and its associated bits are implemented only in 80-pin devices.

5.1.4 EXTENDED MICROCONTROLLER MODE AND ADDRESS SHIFTING

By default, devices in Extended Microcontroller mode directly present the program counter value on the external address bus for those addresses in the range of the external memory space. In practical terms, this means addresses in the external memory device below the top of on-chip memory are unavailable. To avoid this, the Extended Microcontroller mode implements an address shifting option to enable automatic address translation. In this mode, addresses presented on the external bus are shifted down by the size of the on-chip program memory and are remapped to start at 0000h. This allows the complete use of the external memory device's memory space.




FIGURE 5-3: MEMORY MAPS FOR PIC18F85J11 FAMILY PROGRAM MEMORY MODES

	Internal Program Memory			External Program Memory			
Operating Mode	Execution From	Table Read From	Table Write To	Execution From	Table Read From	Table Write To	
Microcontroller	Yes	Yes	Yes	No Access	No Access	No Access	
Extended Microcontroller	Yes	Yes	Yes	Yes	Yes	Yes	

5.1.5 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU register are performed through the PCLATH register are performed through the PCLATH register are performed through the PCU register are performed through the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.8.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.6 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction (and on ADDULNK and SUBULNK instructions if the extended instruction set is enabled). PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

5.1.6.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, holds the contents of the stack location pointed to by the STKPTR register (Figure 5-4). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt (and ADDULNK and SUBULNK instructions if the extended instruction set is enabled), the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.





5.1.6.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-2) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 22.1 "Configuration Bits"** for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and set the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

5.1.6.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	—	SP4	SP3	SP2	SP1	SP0
bit 7							bit 0
Legend:		C = Clearable-only bit					
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at I	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unkn$		nown	

REGISTER 5-2: STKPTR: STACK POINTER REGISTER

bit 7	STKFUL: Stack Full Flag bit ⁽¹⁾
	 1 = Stack became full or overflowed 0 = Stack has not become full or overflowed
bit 6	STKUNF: Stack Underflow Flag bit ⁽¹⁾
	1 = Stack underflow occurred
	0 = Stack underflow did not occur
bit 5	Unimplemented: Read as '0'
bit 4-0	SP4:SP0: Stack Pointer Location bits
Note 1.	Dit Z and hit C and alcound human at the set

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

5.1.6.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 1L. When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

5.1.7 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the Stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the Stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the Stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 5-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1 • • RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

5.1.8 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.8.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET,	W
	CALL	TABLE	
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	

5.1.8.2 Table Reads

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word while programming. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from the program memory. Data is transferred from program memory one byte at a time.

Table read operation is discussed further in **Section 6.1 "Table Reads and Table Writes**".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME


The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the Instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-5.

5.2.2 INSTRUCTION FLOW/PIPELINING


An "Instruction Cycle" consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 5.1.5 "Program Counter").

Figure 5-6 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1> which accesses the desired byte address in program memory. Instruction #2 in Figure 5-6 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. **Section 23.0 "Instruction Set Summary"** provides further details of the instruction set.

			LSB = 1	LSB = 0	Word Address \downarrow
	Program Memory				000000h
	Byte Locations \rightarrow				000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	0006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

FIGURE 5-6: INSTRUCTIONS IN PROGRAM MEMORY

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed

and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note: See Section 5.5 "Program Memory and the Extended Instruction Set" for information on two-word instructions in the extended instruction set.

CASE 1:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; No, skip this word
1111 0100 0101 0110		; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3	; continue code
CASE 2:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes, execute this word
1111 0100 0101 0110		; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3	; continue code

5.3 Data Memory Organization

Note: The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 5.6 "Data Memory and the Extended Instruction Set" for more information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. The PIC18FX3J11/X4J11 devices, with up to 16 Kbytes of program memory, implement 4 complete banks for a total of 1024 bytes. PIC18FX5J11 devices, with 32 Kbytes of program memory, implement 8 complete banks for a total of 2048 bytes. Figure 5-7 and Figure 5-8 show the data memory organization for the devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this section.

To ensure that commonly used registers (select SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to select SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.2 "Access Bank"** provides a detailed description of the Access RAM.

5.3.1 BANK SELECT REGISTER

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory. The 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-9.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh, will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 5-7 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.

FIGURE 5-7: DATA MEMORY MAP FOR PIC18FX3J11/X4J11 DEVICES







FIGURE 5-8: DATA MEMORY MAP FOR PIC18FX5J11 DEVICES

FIGURE 5-9: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)



5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from, or written to, the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-7).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

© 2007 Microchip Technology Inc.

5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy more than the top half of Bank 15 (F60h to FFFh). A list of these registers is given in Table 5-3 and Table 5-4. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 5-3: SPECIAL FUNCTION REGISTER MAP FOR PIC18F85J11 FAMILY DEVICES

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽¹⁾	FBFh	(2)	F9Fh	IPR1	F7Fh	SPBRGH1
FFEh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	(2)	F9Eh	PIR1	F7Eh	BAUDCON1
FFDh	TOSL	FDDh	POSTDEC2 ⁽¹⁾	FBDh	(2)	F9Dh	PIE1	F7Dh	(2)
FFCh	STKPTR	FDCh	PREINC2 ⁽¹⁾	FBCh	(2)	F9Ch	MEMCON ⁽³⁾	F7Ch	(2)
FFBh	PCLATU	FDBh	PLUSW2 ⁽¹⁾	FBBh	(2)	F9Bh	OSCTUNE	F7Bh	(2)
FFAh	PCLATH	FDAh	FSR2H	FBAh	(2)	F9Ah	TRISJ ⁽³⁾	F7Ah	(2)
FF9h	PCL	FD9h	FSR2L	FB9h	(2)	F99h	TRISH ⁽³⁾	F79h	(2)
FF8h	TBLPTRU	FD8h	STATUS	FB8h	(2)	F98h	TRISG	F78h	(2)
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	(2)	F97h	TRISF	F77h	(2)
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	(2)	F96h	TRISE	F76h	(2)
FF5h	TABLAT	FD5h	TOCON	FB5h	CVRCON	F95h	TRISD	F75h	(2)
FF4h	PRODH	FD4h	_(2)	FB4h	CMCON	F94h	TRISC	F74h	(2)
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	F73h	(2)
FF2h	INTCON	FD2h	(2)	FB2h	TMR3L	F92h	TRISA	F72h	(2)
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ ⁽³⁾	F71h	(2)
FF0h	INTCON3	FD0h	RCON	FB0h	PSPCON	F90h	LATH ⁽³⁾	F70h	(2)
FEFh	INDF0 ⁽¹⁾	FCFh	TMR1H	FAFh	SPBRG1	F8Fh	LATG	F6Fh	(2)
FEEh	POSTINC0 ⁽¹⁾	FCEh	TMR1L	FAEh	RCREG1	F8Eh	LATF	F6Eh	(2)
FEDh	POSTDEC0 ⁽¹⁾	FCDh	T1CON	FADh	TXREG1	F8Dh	LATE	F6Dh	(2)
FECh	PREINC0 ⁽¹⁾	FCCh	TMR2	FACh	TXSTA1	F8Ch	LATD	F6Ch	(2)
FEBh	PLUSW0 ⁽¹⁾	FCBh	PR2	FABh	RCSTA1	F8Bh	LATC	F6Bh	(2)
FEAh	FSR0H	FCAh	T2CON	FAAh	(2)	F8Ah	LATB	F6Ah	CCPR1H
FE9h	FSR0L	FC9h	SSPBUF	FA9h	(2)	F89h	LATA	F69h	CCPR1L
FE8h	WREG	FC8h	SSPADD	FA8h	(2)	F88h	PORTJ ⁽³⁾	F68h	CCP1CON
FE7h	INDF1 ⁽¹⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	PORTH ⁽³⁾	F67h	CCPR2H
FE6h	POSTINC1 ⁽¹⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	PORTG	F66h	CCPR2L
FE5h	POSTDEC1 ⁽¹⁾	FC5h	SSPCON2	FA5h	IPR3	F85h	PORTF	F65h	CCP2CON
FE4h	PREINC1 ⁽¹⁾	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE	F64h	SPBRG2
FE3h	PLUSW1 ⁽¹⁾	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD	F63h	RCREG2
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC	F62h	TXREG2
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	F61h	TXSTA2
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA	F60h	RCSTA2

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available on 64-pin devices.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
TOSU	_	_		Top-of-Stack	Upper Byte (TOS<20:16>)			0 0000	51, 61
TOSH	Top-of-Stack	High Byte (TC) S<15:8>)			· · · ·			0000 0000	51, 61
TOSL	Top-of-Stack	Low Byte (TO	S<7:0>)						0000 0000	51, 61
STKPTR	STKFUL	STKUNF	_	Return Stack	Pointer				uu-0 0000	51, 62
PCLATU	_	_	bit 21 ⁽¹⁾	Holding Reg	ister for PC<2	0:16>			0 0000	51, 61
PCLATH	Holding Regi	Iding Register for PC<15:8> 000								51, 61
PCL	PC Low Byte	C Low Byte (PC<7:0>)							0000 0000	51, 61
TBLPTRU	_	_	bit 21	Program Me	mory Table Po	ointer Upper B	yte (TBLPTR-	<20:16>)	00 0000	51, 86
TBLPTRH	Program Mer	mory Table Po	inter High By	te (TBLPTR<	15:8>)				0000 0000	51, 86
TBLPTRL	Program Mer	mory Table Po	inter Low Byt	e (TBLPTR<7	':0>)				0000 0000	51, 86
TABLAT	Program Mer	mory Table La	tch						0000 0000	51, 86
PRODH	Product Regi	ister High Byte	;						xxxx xxxx	51, 105
PRODL	Product Regi	ister Low Byte							xxxx xxxx	51, 105
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	51, 109
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	51, 110
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	51, 111
INDF0	Uses content	Jses contents of FSR0 to address data memory – value of FSR0 not changed (not a physical register)							N/A	51, 77
POSTINC0	Uses content	ts of FSR0 to a	address data	memory – val	ue of FSR0 po	ost-incremente	ed (not a phys	ical register)	N/A	51, 78
POSTDEC0	Uses content	ts of FSR0 to a	address data	memory – val	ue of FSR0 po	ost-decrement	ed (not a phy	sical register)	N/A	51, 78
PREINC0	Uses content	Ises contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical registe						cal register)	N/A	51, 78
PLUSW0		Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) – N/A value of FSR0 offset by W						51, 78		
FSR0H	_	_		_	Indirect Data	Memory Add	ress Pointer 0	High Byte	xxxx	51, 77
FSR0L	Indirect Data	Memory Addr	ess Pointer 0	Low Byte	-				xxxx xxxx	51, 77
WREG	Working Reg	ister							xxxx xxxx	51
INDF1	Uses content	ts of FSR1 to a	address data	memory – val	ue of FSR1 no	ot changed (no	ot a physical r	egister)	N/A	51, 77
POSTINC1	Uses content	ts of FSR1 to a	address data	memory – val	ue of FSR1 po	ost-incremente	ed (not a phys	ical register)	N/A	51, 78
POSTDEC1	Uses content	ts of FSR1 to a	address data	memory – val	ue of FSR1 po	ost-decrement	ed (not a phy	sical register)	N/A	51, 78
PREINC1	Uses content	ts of FSR1 to a	address data	memory – val	ue of FSR1 pr	re-incremente	d (not a physi	cal register)	N/A	51, 78
PLUSW1		ts of FSR1 to a 1 offset by W	address data	memory – vali	ue of FSR1 pr	e-incremented	l (not a physic	al register) –	N/A	51, 78
FSR1H	—	_		—	Indirect Data	Memory Add	ress Pointer 1	High Byte	xxxx	52, 77
FSR1L	Indirect Data	Memory Addr	ess Pointer 1	Low Byte					xxxx xxxx	52, 77
BSR	—	_		—	Bank Select	Register			0000	52, 66
INDF2	Uses content	ts of FSR2 to a	address data	memory – val	ue of FSR2 no	ot changed (no	ot a physical r	egister)	N/A	52, 77
POSTINC2	Uses content	ts of FSR2 to a	address data	memory – val	ue of FSR2 po	ost-incremente	ed (not a phys	ical register)	N/A	52, 78
POSTDEC2	Uses contents of FSR2 to address data memory – value of FSR2 post-decremented (not a physical register) N/A					N/A	52, 78			
PREINC2	Uses content	ts of FSR2 to a	address data	memory – val	ue of FSR2 pr	re-incremente	d (not a physi	cal register)	N/A	52, 78
PLUSW2		ts of FSR2 to a 2 offset by W	address data	memory – valı	ue of FSR2 pr	e-incremented	l (not a physic	al register) -	N/A	52, 78
FSR2H	—	—	—	_	Indirect Data	Memory Add	ress Pointer 2	High Byte	xxxx	52, 77
FSR2L	Indirect Data	Memory Addr	ess Pointer 2	Low Byte					xxxx xxxx	52, 77
STATUS	_	_	—	N	OV	Z	DC	С	x xxxx	52, 75

TABLE 5-4: PIC18F85J11 FAMILY REGISTER FILE SUMMARY

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved, do not modify

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: These registers and/or bits are available only on 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset states shown are for 80-pin devices.

3: Alternate names and definitions for these bits when the MSSP module is operating in I²C[™] Slave mode. See Section 16.4.3.2 "Address Masking" for details.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.4.3 "PLL Frequency Multiplier" for details.

5: RA6/RA7 and their associated latch and direction bits are configured as port pins only when the internal oscillator is selected as the default clock source (FOSC2 Configuration bit = 0); otherwise, they are disabled and these bits read as '0'.

TABLE 5-4	: PIC1	8F85J11	FAMILY F	REGISTE	R FILE SU	JMMARY	(CONTI	NUED)		
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
TMR0H	Timer0 Regis	ster High Byte							0000 0000	52, 149
TMR0L	Timer0 Regis	ster Low Byte							xxxx xxxx	52, 149
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	52, 147
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0100 q000	30, 52
WDTCON	REGSLP	_	—	—	_	—	-	SWDTEN	00	52, 278
RCON	IPEN	_	CM	RI	TO	PD	POR	BOR	0-11 11q0	46, 52
TMR1H	Timer1 Regis	ier1 Register High Byte							xxxx xxxx	52, 155
TMR1L	Timer1 Regis	ster Low Byte							xxxx xxxx	52, 155
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	52, 151
TMR2	Timer2 Regis	ster							0000 0000	52, 158
PR2	Timer2 Perio	d Register							1111 1111	52, 158
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	52, 157
SSPBUF	MSSP Recei	ve Buffer/Trar	ismit Register		1	1		1	XXXX XXXX	52, 181, 216
SSPADD	MSSP Addre	ess Register (I	² C™ Slave m	ode). MSSP E	Baud Rate Rel	oad Register	(I ² C Master m	iode).	0000 0000	52, 216
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	52, 174, 183
SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	52, 175, 184
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	52, 185,
	GCEN	ACKSTAT	ADMSK5(3)	ADMSK4(3)	ADMSK3(3)	ADMSK2(3)	ADMSK1 ⁽³⁾	SEN		186
ADRESH	A/D Result R	Register High E	Byte						xxxx xxxx	53, 259
ADRESL	A/D Result R	legister Low B	yte						xxxx xxxx	53, 259
ADCON0	ADCAL	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0-00 0000	53, 251
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	53, 252
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	53, 253
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	53, 267
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	53, 261
TMR3H	Timer3 Regis	ster High Byte							xxxx xxxx	53, 161
TMR3L	Timer3 Regis	ster Low Byte							xxxx xxxx	53, 161
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	53, 159
PSPCON	IBF	OBF	IBOV	PSPMODE	—	—	—	—	0000	53, 159
SPBRG1	EUSART Ba	ud Rate Gene	rator Register						0000 0000	53, 221
RCREG1	EUSART Re	ceive Register	r						0000 0000	53, 229
TXREG1	EUSART Tra	ansmit Registe	r						0000 0000	53, 227
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	53, 218
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	53, 219
EECON2	EEPROM Co	ontrol Register	2 (not a phys	ical register)						53, 84

TABLE 5-4: PIC18F85J11 FAMILY REGISTER FILE SUMMARY (CONTINUED)

 $\label{eq:Legend: Legend: Legend: u = unchanged, - = unimplemented, q = value depends on condition, r = reserved, do not modify a set of the transformation of transformation of the transformation of t$

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: These registers and/or bits are available only on 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset states shown are for 80-pin devices.

3: Alternate names and definitions for these bits when the MSSP module is operating in I²C[™] Slave mode. See Section 16.4.3.2 "Address Masking" for details.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.4.3 "PLL Frequency Multiplier" for details.

5: RA6/RA7 and their associated latch and direction bits are configured as port pins only when the internal oscillator is selected as the default clock source (FOSC2 Configuration bit = 0); otherwise, they are disabled and these bits read as '0'.

TABLE 5-4:	PIC1	8F85J11	FAMILY F	REGISTEI	R FILE SU	JMMARY	(CONTIN	VUED)		
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
IPR3	_	_	RC2IP	TX2IP	_	CCP2IP	CCP1IP	—	00 -11-	53, 120
PIR3	-	-	RC2IF	TX2IF	-	CCP2IF	CCP1IF	_	00 -00-	53, 114
PIE3			RC2IE	TX2IE	-	CCP2IE	CCP1IE	_	00 -00-	53, 117
IPR2	OSCFIP	CMIP	_	-	BCLIP	LVDIP	TMR3IP	_	11 111-	53, 119
PIR2	OSCFIF	CMIF		-	BCLIF	LVDIF	TMR3IF	_	00 000-	53, 113
PIE2	OSCFIE	CMIE		-	BCLIE	LVDIE	TMR3IE	_	00 000-	53, 116
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	_	TMR2IP	TMR1IP	1111 1-11	53, 118
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	_	TMR2IF	TMR1IF	0000 0-00	53, 112
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	_	TMR2IE	TMR1IE	0000 0-00	53, 115
MEMCON ⁽²⁾	EBDIS	-	WAIT1	WAIT0	_	_	WM1	WM0	0-0000	53, 94
OSCTUNE	INTSRC	PLLEN ⁽⁴⁾	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000 0000	31, 53
TRISJ ⁽²⁾	TRISJ7	TRISJ6	TRISJ5	TRISJ4	TRISJ3	TRISJ2	TRISJ1	TRISJ0	1111 1111	54, 143
TRISH ⁽²⁾	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	1111 1111	54, 141
TRISG	SPIOD	CCP2OD	CCP10D	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	0001 1111	54, 140
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	_	1111 111-	54, 138
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	_	TRISE1	TRISE0	1111 1-11	54, 136
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	54, 133
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	54, 130
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	54, 127
TRISA	TRISA7 ⁽⁵⁾	TRISA6 ⁽⁵⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	54, 125
LATJ ⁽²⁾	LATJ7	LATJ6	LATJ5	LATJ4	LATJ3	LATJ2	LATJ1	LATJ0	xxxx xxxx	54, 143
LATH ⁽²⁾	LATH7	LATH6	LATH5	LATH4	LATH3	LATH2	LATH1	LATH0	xxxx xxxx	54, 141
LATG	U2OD	U10D	-	LATG4	LATG3	LATG2	LATG1	LATG0	00-x xxxx	54, 140
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	_	xxxx xxx-	54, 138
LATE	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx xxxx	54, 136
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx xxxx	54, 133
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx xxxx	54, 130
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx xxxx	54, 127
LATA	LATA7 ⁽⁵⁾	LATA6 ⁽⁵⁾	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx xxxx	54, 125
PORTJ ⁽²⁾	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	xxxx xxxx	54, 143
PORTH ⁽²⁾	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	xxxx xxxx	54, 141
PORTG	RDPU	REPU	RJPU ⁽²⁾	RG4	RG3	RG2	RG1	RG0	000x xxxx	54, 140
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	—	xxxx xxx-	54, 138
PORTE	RE7	RE6	RE5	RE4	RE3	_	RE1	RE0	xxxx x-xx	54, 136
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	54, 133
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	54, 130
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	54, 127
										<u> </u>

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved, do not modify

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: These registers and/or bits are available only on 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset states shown are for 80-pin devices.

3: Alternate names and definitions for these bits when the MSSP module is operating in I²C™ Slave mode. See Section 16.4.3.2 "Address Masking" for details.

The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.4.3 "PLL 4: Frequency Multiplier" for details.

5: RA6/RA7 and their associated latch and direction bits are configured as port pins only when the internal oscillator is selected as the default clock source (FOSC2 Configuration bit = 0); otherwise, they are disabled and these bits read as '0'.

TABLE 5-4:	PIC18F85J11 FAMILY REGISTER FILE SUMMARY	(CONTINUED))

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
SPBRGH1	SPBRGH1 EUSART Baud Rate Generator High Byte									54, 221
BAUDCON1	ABDOVF	RCMT	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	54, 220
CCPR1H	Capture/Corr	Capture/Compare/PWM Register 1 High Byte								54, 164
CCPR1L	Capture/Compare/PWM Register 1 Low Byte								xxxx xxxx	54, 164
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3 CCP1M2 CCP1M1		CCP1M0	00 0000	54, 163	
CCPR2H	Capture/Compare/PWM Register 2 High Byte								xxxx xxxx	55, 164
CCPR2L	Capture/Corr	pare/PWM R	egister 2 Low	Byte					xxxx xxxx	55, 164
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	55, 163
SPBRG2	AUSART Bai	ud Rate Gene	rator Register						0000 0000	55, 240
RCREG2	AUSART Re	ceive Register							0000 0000	55, 245
TXREG2	AUSART Tra	nsmit Registe	r						0000 0000	55, 243
TXSTA2	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	55, 238
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	55, 239

 $\label{eq:Legend: Legend: Legend: u = unchanged, - = unimplemented, q = value depends on condition, r = reserved, do not modify a set of the transformation of transformation of the transformation of t$

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: These registers and/or bits are available only on 80-pin devices; otherwise, they are unimplemented and read as '0'. Reset states shown are for 80-pin devices.

3: Alternate names and definitions for these bits when the MSSP module is operating in I²C[™] Slave mode. See Section 16.4.3.2 "Address Masking" for details.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.4.3 "PLL Frequency Multiplier" for details.

5: RA6/RA7 and their associated latch and direction bits are configured as port pins only when the internal oscillator is selected as the default clock source (FOSC2 Configuration bit = 0); otherwise, they are disabled and these bits read as '0'.

5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-3, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled.

These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will set the Z bit but leave the other bits unchanged. The STATUS

register then reads back as '000u uluu'. It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions not affecting any Status bits, see the instruction set summaries in Table 23-2 and Table 23-3.

Note: The C and DC bits operate as a borrow and digit borrow bit respectively, in subtraction.

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_		—	N	OV	Z	DC ⁽¹⁾	C ⁽²⁾	
bit 7				•		·	bit (
Legend:								
R = Read	dable bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'		
	e at POR	'1' = Bit is se	t	'0' = Bit is clea		x = Bit is unknown		
bit 7-5	Unimplemen	ted: Read as	ʻ0'					
bit 4	N: Negative b		0					
	•	ed for signed a J MSB = 1). as negative	rithmetic (2's co	omplement). It in	ndicates whe	ther the result wa	as	
bit 3	OV: Overflow	bit						
	7-bit magnitu	de which cause occurred for si	es the sign bit (omplement). It in (bit 7) to change c (in this arithme	state.			
bit 2	Z: Zero bit							
			tic or logic ope tic or logic ope	ration is zero ration is not zer	0			
bit 1		ry/Borrow bit ⁽¹ ADDLW, SUBI) LW and SUBWF i	instructions:				
			low-order bit o h low-order bit	f the result occu of the result	urred			
bit 0	C: Carry/Borr For ADDWF,		LW and SUBWF i	nstructions:				
				it of the result of the result of the result				
Note 1: 2:	For borrow, the period operand. For rota For borrow, the period operand. For rota source register.	te (RRF, RLF) plarity is revers	instructions, th	is bit is loaded v on is executed b	with either bit with adding the	4 or bit 3 of the s 2's complement	ource registe of the second	

REGISTER 5-3: STATUS REGISTER

5.4 Data Addressing Modes

Note: The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Section 5.6 "Data Memory and the Extended Instruction Set" for more information.

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 5.6.1 "Indexed Addressing with Literal Offset**".

5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device, or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way, but require an additional explicit argument in the opcode. This is known as Literal Addressing mode, because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

5.4.2 DIRECT ADDRESSING

Direct Addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General Purpose Register File"), or a location in the Access Bank (Section 5.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

5.4.3 INDIRECT ADDRESSING

Indirect Addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code using loops, such as the example of clearing an entire RAM bank in Example 5-5. It also enables users to perform Indexed Addressing and other Stack Pointer operations for program memory in data memory.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

		LFSR	FSR0, 100h	;	
N	EXT	CLRF	POSTINC0	;	Clear INDF
				;	register then
				;	inc pointer
		BTFSS	FSROH, 1	;	All done with
				;	Bank1?
		BRA	NEXT	;	NO, clear next
C	ONTINU	E		;	YES, continue


5.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in

the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.



© 2007 Microchip Technology Inc.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by '1' afterwards
- POSTINC: accesses the FSR value, then automatically increments it by '1' afterwards
- PREINC: increments the FSR value by '1', then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by the value in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contain FE7h, the address of INDF1. Attempts to read the value of the INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds five additional two-word commands to the existing PIC18 instruction set: ADDFSR, CALLW, MOVSF, MOVSS and SUBFSR. These instructions are executed as described in Section 5.2.4 "Two-Word Instructions".

5.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

5.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing) or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they use the Access Bank (Access RAM bit is '1') or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 5-11.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 23.2.1** "Extended Instruction Syntax".


FIGURE 5-11: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

When a = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and FFFh. This is the same as locations F60h to FFFh (Bank 15) of data memory.

Locations below 060h are not available in this addressing mode.



When a = 0 and $f \le 5Fh$:

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], dwhere 'k' is the same as 'f'.

When a = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.

5.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the lower part of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom part of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see Section 5.3.2 "Access Bank"). An example of Access Bank remapping in this addressing mode is shown in Figure 5-12.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before. Any Indirect or Indexed Addressing operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

5.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing, using the BSR to select the data memory bank, operates in the same manner as previously described.

FIGURE 5-12: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING


Example Situation:

ADDWF f, d, a FSR2H:FSR2L = 120h

Locations in the region from the FSR2 Pointer (120h) to the pointer plus 05Fh (17Fh) are mapped to the bottom of the Access RAM (000h-05Fh).

Special Function Registers at F60h through FFFh are mapped to 60h through FFh, as usual.

Bank 0 addresses below 5Fh are not available in this mode. They can still be addressed by using the BSR.



NOTES:

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 1024 bytes at a time. A Bulk Erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:


- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.





6.2 Control Registers

Several control registers are used in conjunction with the ${\tt TBLRD}$ and ${\tt TBLWT}$ instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is read as '1'. This can indicate that a write operation was prematurely terminated by
	a Reset, or a write operation was attempted improperly.
	allempled impropeny.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the write operation.

					•					
U-0	U-0	U-0	R/W-0	R/W-x	R/W-0	R/S-0	U-0			
_	—	—	FREE	WRERR	WREN	WR	—			
bit 7	bit 7 bit 0									
Logondi		U = Unimplerr	contod hit roo	d aa 'O'						
Legend: R = Reada		W = Writable I	,		it (connet be e	leaved in a fiture				
			DIL	-	•	leared in softwa				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 7-5	Unimplomo	nted: Read as 'o	,							
bit 4	-	nead as to New Frase Ena								
DIT 4										
		ne program men ion of erase ope		essed by IBLF	TR on the nex	a wh comman	nd (cleared by			
	0 = Perform	•	ration)							
bit 3		ash Program Err	or Flag bit							
		operation is prer		nated (any Res	et during self-t	imed programn	ning in normal			
		n, or an imprope		ot)						
	0 = The writ	e operation com	pleted							
bit 2	WREN: Flas	h Program Write	e Enable bit							
		vrite cycles to Fla								
	0 = Inhibits	write cycles to F	lash program	memory						
bit 1	WR: Write C	ontrol bit								
		a program mem	• •	•						
	(The operation is self-timed and the bit is cleared by hardware once write is complete.									
	The WR bit can only be set (not cleared) in software.) 0 = Write cycle is complete									
1.1.0	,	•								
bit 0	Unimpleme	nted: Read as 'o)'							

REGISTER 6-1: EECON1: EEPROM CONTROL REGISTER 1

6.2.2 TABLE LATCH REGISTER (TABLAT)

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TABLE POINTER REGISTER (TBLPTR)

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the seven LSbs of the Table Pointer register (TBLPTR<6:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 12 MSbs of the TBLPTR (TBLPTR<21:10>) determine which program memory block of 1024 bytes is written to. For more detail, see **Section 6.5 "Writing to Flash Program Memory"**.


When an erase of program memory is executed, the 12 MSbs of the Table Pointer register point to the 1024-byte block that will be erased. The Least Significant bits are ignored.

Figure 6-3 describes the relevant boundaries of the TBLPTR based on Flash program memory operations.

TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation. The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU		Load TBLPTR with the base address of the word
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVF	WORD_ODD		

6.4 Erasing Flash Program Memory

The minimum erase block is 512 words or 1024 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be Bulk Erased. Word Erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 1024 bytes of program memory is erased. The Most Significant 12 bits of the TBLPTR<21:10> point to the block being erased; TBLPTR<9:0> are ignored.

The EECON1 register commands the erase operation. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation. For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the WREN and FREE bits (EECON1<2,4>) to enable the erase operation.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the Row Erase cycle.
- The CPU will stall for duration of the erase for Tiw (see parameter D133A).
- 8. Re-enable interrupts.

	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
ERASE_ROW			
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

6.5 Writing to Flash Program Memory

The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported.


Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. The on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

- Note 1: Unlike previous PIC[®] MCUs, members of the PIC18F85J11 family do not reset the holding registers after a write occurs. The holding registers must be cleared or overwritten before a programming sequence.
 - 2: To maintain the endurance of the program memory cells, each Flash byte should not be programmed more than one time between erase operations. Before attempting to modify the contents of the target cell a second time, a Row Erase of the target row, or a Bulk Erase of the entire memory, must be performed.





6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 1024 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the Row Erase procedure.
- 5. Load Table Pointer register with address of first byte being written, minus 1.
- 6. Write the 64 bytes into the holding registers with auto-increment.
- Set the WREN bit (EECON1<2>) to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write for Tiw (see parameter D133A).
- 13. Re-enable interrupts.
- 14. Repeat steps 6 through 13 until all 1024 bytes are written to program memory.
- 15. Verify the memory (table read).

An example of the required code is shown in Example 6-3 on the following page.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

MOVLW CODE_ADDR_UPPER ; Load TBLPTR with the base address MOVWF TBLPTRU ; of the memory block, minus 1	
MOVINE TRIPTI	
MOVWE IBLEIKO ; OI CHE MEMOLY DIOCK, MIHUS I	
MOVLW CODE ADDR HIGH	
MOVWF TBLPTRH	
MOVLW CODE ADDR LOW	
MOVWF TBLPTRL	
ERASE BLOCK	
BSF EECON1, WREN ; enable write to memory	
BSF EECON1, FREE ; enable Row Erase operation	
BCF INTCON, GIE ; disable interrupts	
MOVLW 55h	
MOVWF EECON2 ; write 55h	
MOVLW 0AAh	
MOVWF EECON2 ; write 0AAh	
BSF EECON1, WR ; start erase (CPU stall)	
BSF INTCON, GIE ; re-enable interrupts	
MOVLW D'16'	
MOVWF WRITE COUNTER ; Need to write 16 blocks of 64 to write	`
; one erase block of 1024	
RESTART BUFFER	
MOVLW D'64'	
MOVWF COUNTER	
MOVLW BUFFER ADDR HIGH ; point to buffer	
MOVWF FSR0H	
MOVLW BUFFER ADDR LOW	
MOVWF FSROL	
FILL BUFFER	
; read the new data from I2C, SPI,	
; PSP, USART, etc.	
WRITE BUFFER	
MOVLW D'64 ; number of bytes in holding register	
MOVWF COUNTER	
WRITE BYTE TO HREGS	
MOVFF POSTINCO, WREG ; get low byte of buffer data	
MOVWF TABLAT ; present data to table latch	
TBLWT+* ; write data, perform a short write	
; to internal TBLWT holding register.	
DECFSZ COUNTER ; loop until buffers are full	
BRA WRITE BYTE TO HREGS	
PROGRAM MEMORY	
BSF EECON1, WREN ; enable write to memory	
BCF INTCON, GIE ; disable interrupts	
MOVLW 55h	
Required MOVWF EECON2 ; write 55h	
Sequence MOVLW 0AAh	
MOVWF EECON2 ; write 0AAh	
BSF EECON1, WR ; start program (CPU stall)	
BSF INTCON, GIE ; re-enable interrupts	
BCF EECON1, WREN ; disable write to memory	
Der Beenri, Willin , dibabte wille to memory	
DECFSZ WRITE COUNTER ; done with one write cycle	
BRA RESTART BUFFER ; if not done replacing the erase block	

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

6.6 Flash Program Operation During Code Protection

See Section 22.6 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU	— — bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)							51	
TBPLTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)								51
TBLPTRL	BLPTRL Program Memory Table Pointer Low Byte (TBLPTR<7:0>)					51			
TABLAT	BLAT Program Memory Table Latch			51					
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	51
EECON2	EEPROM Control Register 2 (not a physical register)							53	
EECON1	_	_	_	FREE	WRERR	WREN	WR	_	53

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during program memory access.

NOTES:

7.0 EXTERNAL MEMORY BUS

Note:	The	external	memory	bus	is	not
	imple	mented on	64-pin dev	vices.		

The external memory bus allows the device to access external memory devices (such as Flash, EPROM, SRAM, etc.) as program or data memory. It supports both 8 and 16-Bit Data Width modes and three address widths of up to 20 bits. The bus is implemented with 28 pins, multiplexed across four I/O ports. Three ports (PORTD, PORTE and PORTH) are multiplexed with the address/data bus for a total of 20 available lines, while PORTJ is multiplexed with the bus control signals.

A list of the pins and their functions is provided in Table 7-1.

Name	Port	Bit	External Memory Bus Function
RD0/AD0	PORTD	0	Address bit 0 or Data bit 0
RD1/AD1	PORTD	1	Address bit 1 or Data bit 1
RD2/AD2	PORTD	2	Address bit 2 or Data bit 2
RD3/AD3	PORTD	3	Address bit 3 or Data bit 3
RD4/AD4	PORTD	4	Address bit 4 or Data bit 4
RD5/AD5	PORTD	5	Address bit 5 or Data bit 5
RD6/AD6	PORTD	6	Address bit 6 or Data bit 6
RD7/AD7	PORTD	7	Address bit 7 or Data bit 7
RE0/AD8	PORTE	0	Address bit 8 or Data bit 8
RE1/AD9	PORTE	1	Address bit 9 or Data bit 9
RE2/AD10	PORTE	2	Address bit 10 or Data bit 10
RE3/AD11	PORTE	3	Address bit 11 or Data bit 11
RE4/AD12	PORTE	4	Address bit 12 or Data bit 12
RE5/AD13	PORTE	5	Address bit 13 or Data bit 13
RE6/AD14	PORTE	6	Address bit 14 or Data bit 14
RE7/AD15	PORTE	7	Address bit 15 or Data bit 15
RH0/A16	PORTH	0	Address bit 16
RH1/A17	PORTH	1	Address bit 17
RH2/A18	PORTH	2	Address bit 18
RH3/A19	PORTH	3	Address bit 19
RJ0/ALE	PORTJ	0	Address Latch Enable (ALE) Control pin
RJ1/OE	PORTJ	1	Output Enable (OE) Control pin
RJ2/WRL	PORTJ	2	Write Low (WRL) Control pin
RJ3/WRH	PORTJ	3	Write High (WRH) Control pin
RJ4/BA0	PORTJ	4	Byte Address bit 0 (BA0)
RJ5/CE	PORTJ	5	Chip Enable (CE) Control pin
RJ6/LB	PORTJ	6	Lower Byte Enable (LB) Control pin
RJ7/UB	PORTJ	7	Upper Byte Enable (UB) Control pin

TABLE 7-1: PIC18F85J11 FAMILY EXTERNAL BUS – I/O PORT FUNCTIONS

Note: For the sake of clarity, only I/O port and external bus assignments are shown here. One or more additional multiplexed features may be available on some pins.

7.1 External Memory Bus Control

The operation of the interface is controlled by the MEMCON register (Register 7-1). This register is available in all Program Memory modes except Micro-controller mode. In this mode, the register is disabled and cannot be written to.

The EBDIS bit (MEMCON<7>) controls the operation of the bus and related port functions. Clearing EBDIS enables the interface and disables the I/O functions of the ports, as well as any other functions multiplexed to those pins. Setting the bit enables the I/O ports and other functions, but allows the interface to override everything else on the pins when an external memory operation is required. By default, the external bus is always enabled and disables all other I/O. The operation of the EBDIS bit is also influenced by the Program Memory mode being used. This is discussed in more detail in **Section 7.5** "**Program Memory Modes and the External Memory Bus**".

The WAIT bits allow for the addition of wait states to external memory operations. The use of these bits is discussed in **Section 7.3** "**Wait States**".

The WM bits select the particular operating mode used when the bus is operating in 16-Bit Data Width mode. These are discussed in more detail in **Section 7.6 "16-Bit Data Width Modes"**. These bits have no effect when an 8-Bit Data Width mode is selected.

REGISTER 7-1: MEMCON: EXTERNAL MEMORY BUS CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EBDIS	—	WAIT1	WAIT0	—	_	WM1	WM0
bit 15						-	bit 8
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR (1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		

bit 7	EBDIS: External Bus Disable bit
	 1 = External bus enabled when microcontroller accesses external memory; otherwise, all external bus drivers are mapped as I/O ports
	0 = External bus always enabled, I/O ports are disabled
bit 6	Unimplemented: Read as '0'
bit 5-4	WAIT1:WAIT0: Table Reads and Writes Bus Cycle Wait Count bits
	11 = Table reads and writes will wait 0 TCY
	10 = Table reads and writes will wait 1 TCY
	01 = Table reads and writes will wait 2 TCY
	00 = Table reads and writes will wait 3 TCY
bit 3-2	Unimplemented: Read as '0'
bit 1-0	WM1:WM0: TBLWT Operation with 16-Bit Data Bus Width Select bits
	1x = Word Write mode: TABLAT0 and TABLAT1 word output, WRH active when TABLAT1 written 01 = Byte Select mode: TABLAT data copied on both MSB and LSB, WRH and (UB or LB) will activate 00 = Byte Write mode: TABLAT data copied on both MSB and LSB, WRH or WRL will activate

7.2 Address and Data Width

The PIC18F85J11 family of devices can be independently configured for different address and data widths on the same memory bus. Both address and data width are set by Configuration bits in the CONFIG3L register. As Configuration bits, this means that these options can only be configured by programming the device and are not controllable in software.

The BW bit selects an 8-bit or 16-bit data bus width. Setting this bit (default) selects a data width of 16 bits.

The EMB1:EMB0 bits determine both the Program Memory mode and the address bus width. The available options are 20-bit, 16-bit and 12-bit, as well as the default Microcontroller mode (external bus disabled). Selecting a 16-bit or 12-bit width makes a corresponding number of high-order lines available for I/O functions; these pins are no longer affected by the setting of the EBDIS bit. For example, selecting a 16-Bit Address mode (EMB1:EMB0 = 01) disables A19:A16 and allows PORTH<3:0> to function without interruptions from the bus. Using the smaller address widths allows users to tailor the memory bus to the size of the external memory space for a particular design while freeing up pins for dedicated I/O operation.

Because the EMB bits have the effect of disabling pins for memory bus operations, it is important to always select an address width at least equal to the data width. If a 12-bit address width is used with a 16-bit data width, the upper four bits of data will not be available on the bus.

All combinations of address and data widths require multiplexing of address and data information on the same lines. The address and data multiplexing, as well as I/O ports made available by the use of smaller address widths, are summarized in Table 7-2.

7.2.1 ADDRESS SHIFTING ON THE EXTERNAL BUS

By default, the address presented on the external bus is the value of the PC. In practical terms, this means that addresses in the external memory device below the top of on-chip memory are unavailable to the microcontroller. To access these physical locations, the glue logic between the microcontroller and the external memory must somehow translate addresses.

To simplify the interface, the external bus offers an extension of Extended Microcontroller mode that automatically performs address shifting. This feature is controlled by the EASHFT Configuration bit. Setting this bit offsets addresses on the bus by the size of the microcontroller's on-chip program memory and sets the bottom address at 0000h. This allows the device to use the entire range of physical addresses of the external memory.

7.2.2 21-BIT ADDRESSING

As an extension of 20-bit address width operation, the external memory bus can also fully address a 2-Mbyte memory space. This is done by using the Bus Address bit 0 (BA0) control line as the Least Significant bit of the address. The UB and LB control signals may also be used with certain memory devices to select the upper and lower bytes within a 16-bit wide data word.

This addressing mode is available in both 8-bit and certain 16-Bit Data Width modes. Additional details are provided in Section 7.6.3 "16-Bit Byte Select Mode" and Section 7.7 "8-Bit Data Width Mode".

Data Width	Address Width	Multiplexed Data and Address Lines (and Corresponding Ports)	Address-Only Lines (and Corresponding Ports)	Ports Available for I/O		
	12-bit		AD11:AD8 (PORTE<3:0>)	PORTE<7:4>, All of PORTH		
8-bit	8-bit 16-bit	AD7:AD0 (PORTD<7:0>)	AD15:AD8 (PORTE<7:0>)	All of PORTH		
	20-bit	_ (FUNID<7.0>) _	A19:A16, AD15:AD8 (PORTH<3:0>, PORTE<7:0>)	_		
	16-bit	AD15:AD0	—	All of PORTH		
16-bit	20-bit	(PORTD<7:0>, PORTE<7:0>)	A19:A16 (PORTH<3:0>)	_		

TABLE 7-2: ADDRESS AND DATA LINES FOR DIFFERENT ADDRESS AND DATA WIDTHS

7.3 Wait States

While it may be assumed that external memory devices will operate at the microcontroller clock rate, this is often not the case. In fact, many devices require longer times to write or retrieve data than the time allowed by the execution of table read or table write operations.

To compensate for this, the external memory bus can be configured to add a fixed delay to each table operation using the bus. Wait states are enabled by setting the WAIT Configuration bit. When enabled, the amount of delay is set by the WAIT1:WAIT0 bits (MEMCON<5:4>). The delay is based on multiples of microcontroller instruction cycle time and are added following the instruction cycle when the table operation is executed. The range is from no delay to 3 Tcy (default value).

7.4 Port Pin Weak Pull-ups

With the exception of the upper address lines, A19:A16, the pins associated with the external memory bus are equipped with weak pull-ups. The pull-ups are controlled by the upper three bits of the PORTG register. They are named RDPU, REPU and RJPU and control pull-ups on PORTD, PORTE and PORTJ, respectively. Setting one of these bits enables the corresponding pull-ups for that port. All pull-ups are disabled by default on all device Resets.

7.5 Program Memory Modes and the External Memory Bus

The PIC18F85J11 family of devices are capable of operating in one of two Program Memory modes, using combinations of on-chip and external program memory. The functions of the multiplexed port pins depend on the Program Memory mode selected, as well as the setting of the EBDIS bit.

In **Microcontroller Mode**, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted. The Reset value of EBDIS ('0') is ignored and EMB pins behave as I/O ports.

In **Extended Microcontroller Mode**, the external program memory bus shares I/O port functions on the pins. When the device is fetching or doing table read/table write operations on the external program memory space, the pins will have the external bus function.

If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports.

If the device fetches or accesses external memory while EBDIS = 1, the pins will switch to the external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports.

If the device is executing out of internal memory when EBDIS = 0, the memory bus address/data and control pins will not be active. They will go to a state where the active address/data pins are tri-state; the \overline{CE} , \overline{OE} , \overline{WRH} , \overline{WRL} , \overline{UB} and \overline{LB} signals are '1' and ALE and BA0 are '0'. Note that only those pins associated with the current address width are forced to tri-state; the other pins continue to function as I/O. In the case of 16-bit address width, for example, only AD<15:0> (PORTD and PORTE) are affected; A19:A16 (PORTH<3:0>) continue to function as I/O.

In all External Memory modes, the bus takes priority over any other peripherals that may share pins with it. This includes the Parallel Slave Port and serial communication modules which would otherwise take priority over the I/O port.

7.6 16-Bit Data Width Modes

In 16-Bit Data Width mode, the external memory interface can be connected to external memories in three different configurations:

- 16-Bit Byte Write
- 16-Bit Word Write
- 16-Bit Byte Select

The configuration to be used is determined by the WM1:WM0 bits in the MEMCON register (MEMCON<1:0>). These three different configurations allow the designer maximum flexibility in using both 8-bit and 16-bit devices with 16-bit data.


For all 16-Bit Data Width modes, the Address Latch Enable (ALE) pin indicates that the address bits, AD<15:0>, are available on the external memory interface bus. Following the address latch, the Output Enable signal (\overline{OE}) will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing. It is inactive (asserted high) whenever the device is in Sleep mode.

In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line and one I/O line to select between Byte and Word mode. The other 16-Bit Data Width modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection.

7.6.1 16-BIT BYTE WRITE MODE

Figure 7-1 shows an example of 16-Bit Byte Write mode for PIC18F85J11 family devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories. During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD15:AD0 bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR.






7.6.2 16-BIT WORD WRITE MODE

Figure 7-2 shows an example of 16-Bit Word Write mode for PIC18F85J11 family devices. This mode is used for word-wide memories which include some of the EPROM and Flash-type memories. This mode allows opcode fetches and table reads from all forms of 16-bit memory and table writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses.

During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD15:AD0 bus. The contents of the holding latch are presented on the lower byte of the AD15:AD0 bus.

The WRH signal is strobed for each write cycle; the WRL pin is unused. The signal on the BA0 pin indicates the LSb of the TBLPTR, but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the table write must be done in pairs on a specific word boundary to correctly write a word location.






7.6.3 16-BIT BYTE SELECT MODE

Figure 7-3 shows an example of 16-Bit Byte Select mode. This mode allows table write operations to word-wide external memories with byte selection capability. This generally includes both word-wide Flash and SRAM devices.

During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD15:AD0 bus. The WRH signal is strobed for each write cycle; the WRL pin is not used. The BA0 or UB/LB signals are used to select the byte to be written, based on the Least Significant bit of the TBLPTR register. Flash and SRAM devices use different control signal combinations to implement Byte Select mode. JEDEC standard Flash memories require that a controller I/O port pin be connected to the memory's BYTE/WORD pin to provide the select signal. They also use the BA0 signal from the controller as a byte address. JEDEC standard static RAM memories, on the other hand, use the UB or LB signals to select the byte.





7.6.4 16-BIT MODE TIMING

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-4 and Figure 7-5.

FIGURE 7-4: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)





FIGURE 7-5: EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED MICROCONTROLLER MODE)



7.7 8-Bit Data Width Mode

In 8-Bit Data Width mode, the external memory bus operates only in Multiplexed mode; that is, data shares the 8 Least Significant bits of the address bus.

Figure 7-6 shows an example of 8-Bit Multiplexed mode for 80-pin devices. This mode is used for a single 8-bit memory connected for 16-bit operation. The instructions will be fetched as two 8-bit bytes on a shared data/address bus. The two bytes are sequentially fetched within one instruction cycle (TCY). Therefore, the designer must choose external memory devices according to timing calculations based on 1/2 TCY (2 times the instruction rate). For proper memory speed selection, glue logic propagation delay times must be considered, along with setup and hold times.


The Address Latch Enable (ALE) pin indicates that the address bits, AD<15:0>, are available on the external memory interface bus. The Output Enable signal (\overline{OE})

will enable one byte of program memory for a portion of the instruction cycle, then BA0 will change and the second byte will be enabled to form the 16-bit instruction word. The Least Significant bit of the address, BA0, must be connected to the memory devices in this mode. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing. It is inactive (asserted high) whenever the device is in Sleep mode.

This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories.

During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD15:AD0 bus. The appropriate level of the BA0 control line is strobed on the LSb of the TBLPTR.

FIGURE 7-6: 8-BIT MULTIPLEXED MODE EXAMPLE



© 2007 Microchip Technology Inc.

7.7.1 8-BIT MODE TIMING

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-7 and Figure 7-8.





FIGURE 7-7: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)

FIGURE 7-8: EXTERNAL MEMORY BUS TIMING FOR SLEEP (EXTENDED MICROCONTROLLER MODE)



7.8 Operation in Power-Managed Modes

In alternate, power-managed Run modes, the external bus continues to operate normally. If a clock source with a lower speed is selected, bus operations will run at that speed. In these cases, excessive access times for the external memory may result if wait states have been enabled and added to external memory operations. If operations in a lower power Run mode are anticipated, users should provide in their applications for adjusting memory access times at the lower clock speeds. In Sleep and Idle modes, the microcontroller core does not need to access data; bus operations are suspended. The state of the external bus is frozen, with the address/data pins and most of the control pins holding at the same state they were in when the mode was invoked. The only potential changes are the CE, LB and UB pins, which are held at logic high. NOTES:

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the Product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1.

8.2 Operation

Example 8-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1:

8 x 8 UNSIGNED MULTIPLY ROUTINE

; PRODH:PRODL		MOVF MULWF	ARG1, ARG2	W	; ; ARG1 * ARG2 -> ; PRODH:PRODL
---------------	--	---------------	---------------	---	--

EXAMPLE 8-2: 8 x

8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1, W		
MULWF	ARG2	; ARG1 * ARG2 ->	
		; PRODH:PRODL	
BTFSC	ARG2, SB	; Test Sign Bit	
SUBWF	PRODH, F	; PRODH = PRODH	
		; - ARG1	
MOVF	ARG2, W		
BTFSC	ARG1, SB	; Test Sign Bit	
SUBWF	PRODH, F	; PRODH = PRODH	
		; – ARG2	
1			

		Program Cycles		Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
0 v 0 v noimed	Without hardware multiply	13	69	6.9 µs	27.6 µs	69 µs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 µs	
9 x 9 signed	Without hardware multiply	33	91	9.1 µs	36.4 µs	91 µs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 µs	6 µs	
16 v 16 uppigned	Without hardware multiply	21	242	24.2 µs	96.8 µs	242 µs	
16 x 16 unsigned	Hardware multiply	28	28	2.8 µs	11.2 µs	28 µs	
16 x 16 signed	Without hardware multiply	52	254	25.4 µs	102.6 µs	254 µs	
16 x 16 signed	Hardware multiply	35	40	4.0 µs	16.0 µs	40 µs	

TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 8-1:	16 x 16 UNSIGNED
	MULTIPLICATION
	ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)
		$(ARG1L \bullet ARG2L)$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$

EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

		1
MOVF	ARG1L, W	
MULWF	ARG2L	; ARG1L * ARG2L->
		; PRODH:PRODL
MOVFF	PRODH, RES1	;
MOVFF	PRODL, RESO	;
;		
MOVF	ARG1H, W	
MULWF	ARG2H	; ARG1H * ARG2H->
		; PRODH:PRODL
MOVFF	PRODH, RES3	;
MOVFF	PRODL, RES2	
;		
MOVF	ARG1L, W	
	ARG2H	; ARG1L * ARG2H->
		; PRODH:PRODL
MOVF	PRODL, W	;
		; Add cross
		; products
	RES2, F	;
	WREG	;
-	RES3, F	;
;	,	
	ARG1H, W	;
	ARG2L	, ; ARG1H * ARG2L->
		; PRODH: PRODL
MOVF	PRODL, W	;
ADDWF		, ; Add cross
		; products
	RES2, F	; produces
	WREG	;
-	RES3, F	;
11DDWI C	1100, 1	,

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0		ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		$(ARG1L \bullet ARG2L) +$
		$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
		$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

MULTIPLY ROUTINE								
	MOVF	ARG1L, W						
	MULWF	ARG2L	; ARG1L * ARG2L ->					
			; PRODH:PRODL					
	MOVEE	PRODH, RES1	;					
	MOVFF							
	110 11 1	INODE, NEDO	7					
;	MOVF	ARG1H, W						
	MULWF	ARG2H	; ARG1H * ARG2H ->					
	MOLWF	ARGZH						
	NOUTER		; PRODH:PRODL					
	MOVFF	PRODH, RES3	;					
	MOVFF	PRODL, RES2	;					
;								
	MOVF	ARG1L, W						
	MULWF	ARG2H	; ARG1L * ARG2H ->					
			; PRODH:PRODL					
		-	;					
	ADDWF	RES1, F	; Add cross					
	MOVF	PRODH, W	; products					
	ADDWFC	RES2, F	;					
	CLRF	WREG	;					
	ADDWFC	RES3, F	;					
;								
	MOVF	ARG1H, W	;					
	MULWF	ARG2L	; ARG1H * ARG2L ->					
			; PRODH:PRODL					
	MOVF	PRODL, W	;					
	ADDWF	RES1, F	; Add cross					
	MOVF	PRODH, W	; products					
	ADDWFC	RES2, F	;					
	CLRF	WREG	;					
	ADDWFC	RES3, F	;					
;								
ĺ,	BTFSS	ARG2H, 7	; ARG2H:ARG2L neq?					
	BRA	SIGN ARG1	; no, check ARG1					
	MOVF	ARG1L, W	;					
	SUBWF	RES2	;					
	MOVF	ARG1H, W	;					
	SUBWFB		/					
	BODMI D	TED 5						
STC	N ARG1							
510	_	ARG1H, 7	; ARG1H:ARG1L neg?					
	BRA	CONT CODE	; no, done					
	MOVF	ARG2L, W						
		RES2	;					
	SUBWF		;					
	MOVF	ARG2H, W	;					
	SUBWFB	кдрэ						
;								
CON	T_CODE							
	:							
1								

9.0 INTERRUPTS

Members of the PIC18F85J11 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are thirteen registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- · Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] MCU mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine (ISR), the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) which re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the Interrupt Control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.




FIGURE 9-1: PIC18F85J11 FAMILY INTERRUPT LOGIC

9.1 INTCON Registers

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit
	<u>When IPEN = 0:</u>
	 1 = Enables all unmasked interrupts 0 = Disables all interrupts
	When $IPEN = 1$:
	1 = Enables all high priority interrupts
	0 = Disables all interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit
	When IPEN = 0 :
	1 = Enables all unmasked peripheral interrupts
	0 = Disables all peripheral interrupts
	$\frac{\text{When IPEN} = 1}{2}$
	1 = Enables all low priority peripheral interrupts
	0 = Disables all low priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt
hit 1	
bit 4	INTOIE: INTO External Interrupt Enable bit
	 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
DIL O	1 = Enables the RB port change interrupt
	0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	1 = TMR0 register has overflowed (must be cleared in software)
	0 = TMR0 register did not overflow
bit 1	INTOIF: INTO External Interrupt Flag bit
	1 = The INTO external interrupt occurred (must be cleared in software)
	0 = The INTO external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit ⁽¹⁾
	1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
	0 = None of the RB7:RB4 pins have changed state
Note 1:	A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and

Note 1: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP			
bit 7							bit			
Legend:										
R = Readable		W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	iown			
bit 7	RBPU: PORT	B Pull-up Enat	ole bit							
	1 = All PORT	TB pull-ups are disabled								
	0 = PORTB p	oull-ups are ena	abled by individ	lual port latch v	alues					
bit 6		ternal Interrupt	0 Edge Select	t bit						
	1 = Interrupt on rising edge									
	•	on falling edge								
bit 5		NTEDG1: External Interrupt 1 Edge Select bit								
	 Interrupt on rising edge Interrupt on falling edge 									
bit 4	INTEDG2: External Interrupt 2 Edge Select bit									
		on rising edge	2 Edge Ocieci	. Bit						
		on falling edge								
bit 3	INTEDG3: External Interrupt 3 Edge Select bit									
	1 = Interrupt on rising edge									
	0 = Interrupt	on falling edge								
bit 2		R0 Overflow Int	errupt Priority I	bit						
	1 = High priority									
	0 = Low prior	•								
bit 1		External Interr	upt Priority bit							
	 1 = High priority 0 = Low priority 									
bit 0	•	rt Change Inter	runt Priority bit							
	1 = High prio	-	aper noncy bit							
	0 = Low prior	•								

REGISTER 9-2: INTCON2: INTERRUPT CONTROL REGISTER 2

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF			
oit 7	·	·		·			bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 7	INT2IP: INT2	External Interr	upt Priority bit							
	1 = High priority									
	0 = Low prior	rity								
bit 6	INT1IP: INT1	External Interr	upt Priority bit							
	 1 = High priority 0 = Low priority 									
L:1 C	•	•	unt Enchle hit							
bit 5	INT3IE: INT3 External Interrupt Enable bit 1 = Enables the INT3 external interrupt									
	0 = Disables the INT3 external interrupt									
bit 4	INT2IE: INT2 External Interrupt Enable bit									
		the INT2 exterr	•							
	0 = Disables	the INT2 exter	nal interrupt							
bit 3	INT1IE: INT1 External Interrupt Enable bit									
	1 = Enables the INT1 external interrupt									
		the INT1 exter	•							
bit 2		External Interr								
	 1 = The INT3 external interrupt occurred (must be cleared in software) 0 = The INT3 external interrupt did not occur 									
1. 1. A			•	cur						
bit 1	INT2IF: INT2 External Interrupt Flag bit									
	 1 = The INT2 external interrupt occurred (must be cleared in software) 0 = The INT2 external interrupt did not occur 									
bit 0		External Interr	•							
-				must be cleared	d in software)					
		external interr			- /					
Note: In			·	ondition occurs						

REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0
PSPIF	ADIF	RC1IF	TX1IF	SSPIF	_	TMR2IF	TMR1IF
bit 7							bit 0

Legend:										
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'						
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 7		Parallel Slave Port Read/Write		<i>a</i>						
		ad or a write operation has tal ead or write has occurred	ken place (must be cleared in	software)						
bit 6	ADIF: A/	D Converter Interrupt Flag bit	t							
		1 = An A/D conversion completed (must be cleared in software)								
	0 = The	A/D conversion is not comple	ete							
bit 5		RC1IF: EUSART Receive Interrupt Flag bit								
		1 = The EUSART receive buffer, RCREG1, is full (cleared when RCREG1 is read)								
		EUSART receive buffer is em								
bit 4	TX1IF: EUSART Transmit Interrupt Flag bit									
		EUSART transmit buffer, TXF EUSART transmit buffer is fu	REG1, is empty (cleared wher II	n TXREG1 is written)						
bit 3	SSPIF: N	laster Synchronous Serial Po	ort Interrupt Flag bit							
		1 = The transmission/reception is complete (must be cleared in software)								
bit 2		ing to transmit/receive mented: Read as '0'								
bit 1	-		ot Flag bit							
		TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software)								
		MR2 to PR2 match occurred	/							
bit 0	TMR1IF:	TMR1 Overflow Interrupt Fla	g bit							
	1 = TMF	1 register overflowed (must b	be cleared in software)							
	0 = TMF	1 register did not overflow								

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
OSCFIF	CMIF	—	_	BCLIF	LVDIF	TMR3IF	_			
bit 7						· · · ·	bit 0			
Legend:										
R = Reada	ble bit	W = Writable	oit	U = Unimplem	nented bit, rea	d as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own			
bit 7	OSCFIF: Os	cillator Fail Inter	rupt Flag bit							
		1 = Device oscillator failed, clock input has changed to INTOSC (must be cleared in software)								
	0 = Device of	clock operating								
bit 6	CMIF: Comp	CMIF: Comparator Interrupt Flag bit								
		ator input has cl	U (be cleared in so	oftware)					
	0 = Compar	ator input has no	ot changed							
bit 5-4	Unimpleme	nted: Read as 'o)'							
bit 3	BCLIF: Bus	BCLIF: Bus Collision Interrupt Flag bit								
	1 = A bus co	1 = A bus collision occurred (must be cleared in software)								
	0 = No bus of	0 = No bus collision occurred								
bit 2	LVDIF: Low-	LVDIF: Low-Voltage Detect Interrupt Flag bit								
		1 = A low-voltage condition occurred (must be cleared in software)								
	0 = The dev	0 = The device voltage is above the regulator's low-voltage trip point								
bit 1	TMR3IF: TM	R3 Overflow Int	errupt Flag bit							
	1 = TMR3 re	egister overflowe	d (must be cle	eared in softwa	re)					
	0 = TMR3 re	egister did not ov	verflow							
hit 0	Unimplomo	tod. Boad as '	,							

bit 0 Unimplemented: Read as '0'

REGISTER	9-6: PIR3	: PERIPHER	AL INTERRU	PT REQUEST	Г (FLAG) RE	GISTER 3					
U-0	U-0	R-0	R-0	U-0	R/W-0	R/W-0	U-0				
—		RC2IF	TX2IF		CCP2IF	CCP1IF	_				
bit 7							bit C				
Legend:											
R = Readab	le hit	W = Writable	hit	II – Unimplen	nented bit, read	1 as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	wn				
bit 7-6	Unimplemer	nted: Read as '	0'								
bit 5	RC2IF: AUS	ART Receive Ir	iterrupt Flag bi	t							
	1 = The AUS	SART receive b	uffer, RCREG	2, is full (cleared	d when RCREG	G2 is read)					
		SART receive b	1,2								
bit 4											
		SART transmit I SART transmit I		2, is empty (clea	ared when TXF	REG2 is written)					
bit 3	Unimplemer	nted: Read as '	0'								
bit 2	CCP2IF: CC	P2 Interrupt Fla	g bit								
	Capture mod										
	 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred 										
	Compare mode:										
	 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred 										
	PWM mode:	PWM mode:									
	Unused in th										
bit 1		P1 Interrupt Fla	g bit								
	Capture mod		canture occur	red (must be cle	eared in softwa	re)					
		1/TMR3 register									
		Compare mode:									
		/TMR3 register 1/TMR3 registe		ch occurred (mu	ist be cleared in	n software)					
	PWM mode:		er compare ma	ICH OCCUTEU							
	Unused in th	is mode.									
bit 0		nted: Read as '	0'								
	•										

EGISTER 9-6: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
PSPIE	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE
bit 7							bit 0

Legend:									
R = Read	able bit	W = Writable bit	U = Unimplemented bit	, read as '0'					
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	PSPIE: F	arallel Slave Port Read/Writ	e Interrupt Enable bit						
		les the PSP read/write interr	1						
		eles the PSP read/write inter	1						
bit 6		D Converter Interrupt Enable	e bit						
		 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt 							
bit 5		USART Receive Interrupt	nable hit						
bit 5		1 = Enables the EUSART receive interrupt							
		les the EUSART receive inte	•						
bit 4	TX1IE: E	TX1IE: EUSART Transmit Interrupt Enable bit							
	1 = Enab	les the EUSART transmit int	errupt						
	0 = Disat	les the EUSART transmit in	terrupt						
bit 3	SSPIE: N	laster Synchronous Serial P	ort Interrupt Enable bit						
		les the MSSP interrupt							
	0 = Disab	les the MSSP interrupt							
bit 2	Unimple	mented: Read as '0'							
bit 1	TMR2IE:	TMR2 to PR2 Match Interru	pt Enable bit						
		les the TMR2 to PR2 match	•						
	0 = Disat	les the TMR2 to PR2 match	interrupt						
bit 0	TMR1IE:	TMR1 Overflow Interrupt Er	hable bit						
		les the TMR1 overflow interr	1						
	0 = Disat	les the TMR1 overflow inter	rupt						

REGISTER	9-8: PIE2:	PERIPHERA	L INTERRUP	PT ENABLE F	REGISTER 2					
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
OSCFIE	CMIE		—	BCLIE	LVDIE	TMR3IE				
bit 7							bit (
Logondi										
Legend: R = Readable	a hit		h:+		antad hit raas					
		W = Writable		•	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own			
bit 7	OSCEIE: Osc	illator Fail Inter	rupt Enable bit	ł						
	1 = Enabled			•						
	0 = Disabled									
bit 6	CMIE: Comparator Interrupt Enable bit									
	1 = Enabled									
	0 = Disabled									
bit 5-4	Unimplemen	ted: Read as 'o	כי							
bit 3	BCLIE: Bus Collision Interrupt Enable bit									
	1 = Enabled									
	0 = Disabled									
bit 2		/oltage Detect	nterrupt Enabl	e bit						
		1 = Enabled								
	0 = Disabled									
bit 1		R3 Overflow Int	errupt Enable I	bit						
	1 = Enabled 0 = Disabled									
hit O		tod. Dood oo '	<u>`</u>							
bit 0	Unimplemen	ted: Read as 'o	J							

REGISTER 9-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

REGISTER 9-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

U-0	U-0	R-0	R-0	U-0	R/W-0	R/W-0	U-0
—	—	RC2IE	TX2IE	—	CCP2IE	CCP1IE	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5	RC2IE: AUSART Receive Interrupt Enable bit
	1 = Enabled
	0 = Disabled
bit 4	TX2IE: AUSART Transmit Interrupt Enable bit
	1 = Enabled
	0 = Disabled
bit 3	Unimplemented: Read as '0'
bit 2	CCP2IE: CCP2 Interrupt Enable bit
	1 = Enabled
	0 = Disabled
bit 1	CCP1IE: CCP1 Interrupt Enable bit
	1 = Enabled
	0 = Disabled
bit 0	Unimplemented: Read as '0'

9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 9-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	R/W-1
PSPIP	ADIP	RC1IP	TX1IP	SSPIP	_	TMR2IP	TMR1IP
bit 7							bit 0
Legend:							
R = Readabl		W = Writable		U = Unimplem			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
L:1 7		llal Clave Dart D					
bit 7		Ilel Slave Port F	lead/write inte	errupt Priority bi	[
	1 = High prior 0 = Low prior	•					
bit 6	•	onverter Interru	pt Priority bit				
	1 = High pri	ority	-				
	0 = Low price	ority					
bit 5	RC1IP: EUS	ART Receive In	terrupt Priority	/ bit			
	1 = High pri	•					
	0 = Low price	-					
bit 4	TX1IP: EUS	ART Transmit Ir	terrupt Priority	/ bit			
	1 = High priority						
	0 = Low price						
bit 3		ter Synchronous	Serial Port In	terrupt Priority b	Dit		
	 1 = High priority 0 = Low priority 						
bit 2	-	nted: Read as '	ı '				
bit 1	•			iority bit			
	TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 = High priority						
	0 = Low price						
bit 0	TMR1IP: TM	IR1 Overflow Int	errupt Priority	bit			
	1 = High pri		. ,				
	0 = Low price	•					

REGISTER 9-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1	U-0
OSCFIP	CMIP	—		BCLIP	LVDIP	TMR3IP	—
bit 7							bit C
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 7	OSCFIP: Osc	illator Fail Inter	rupt Priority bit				
	1 = High prio	•					
	0 = Low prior	rity					
bit 6	CMIP: Compa	arator Interrupt	Priority bit				
	1 = High prio	,					
	0 = Low prior	-					
bit 5-4	Unimplemen	ted: Read as 'o	,				
bit 3	BCLIP: Bus C	Collision Interru	ot Priority bit				
	1 = High prio	rity					
	0 = Low priority						
bit 2	LVDIP: Low-Voltage Detect Interrupt Priority bit						
	1 = High priority						
	0 = Low priority						
bit 1	TMR3IP: TMF	R3 Overflow Int	errupt Priority I	oit			
	1 = High prio						
	0 = Low prior	rity					

bit 0

Unimplemented: Read as '0'

U-0	U-0	R-0	R-0	U-0	R/W-1	R/W-1	U-0
	—	RC2IP	TX2IP	—	CCP2IP	CCP1IP	
bit 7							bit
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5	RC2IP: AUSA	ART Receive P	riority Flag bit				
	1 = High prio	rity					
	0 = Low prior	rity					
bit 4	TX2IP: AUSA	RT Transmit Ir	nterrupt Priority	/ bit			
	1 = High prio	rity					
	0 = Low prior	rity					
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	CCP2IP: CCF	P2 Interrupt Pri	ority bit				
	1 = High prio	rity					
	0 = Low prior	rity					
bit 1	CCP1IP: CCF	P1 Interrupt Pri	ority bit				
	1 = High prio	rity					
	0 = Low prior	rity					
bit 0		ted: Read as '	<u>_</u>				

REGISTER 9-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 9-13: RCON: RESET CONTROL REGISTER

R/W-0	U-0	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	CM	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IPEN: Interrupt Priority Enable bit
	 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6	Unimplemented: Read as '0'
bit 5	CM: Configuration Mismatch Flag bit
	For details of bit operation, see Register 4-1.
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 4-1.
bit 3	TO: Watchdog Timer Time-out Flag bit
	For details of bit operation, see Register 4-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 4-1.
bit 1	POR: Power-on Reset Status bit
	For details of bit operation, see Register 4-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 4-1.

9.6 INTx Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1, RB2/INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1, INT2 and INT3) can wake-up the processor from the power-managed modes if bit INTxIE was set prior to going into the power-managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the Fast Return Stack. If a fast return from interrupt is not used (see **Section 5.3 "Data Memory Organization"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF MOVFF MOVFF	W_TEMP STATUS, STATUS_TEMP BSR, BSR TEMP	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR TMEP located anywhere
NOVITI	DSR, DSR_IERE	, DSK_IMEF IOCACEG anywhere
;		
: USER	ISR CODE	
,		
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF		; Restore STATUS

10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to nine ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three memory mapped registers for its operation:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (Output Latch register)


Reading the PORT register reads the current status of the pins, whereas writing to the PORT register writes to the Output Latch (LAT) register.

Setting a TRIS bit (= 1) makes the corresponding PORT pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRIS bit (= 0) makes the corresponding PORT pin an output (i.e., put the contents of the corresponding LAT bit on the selected pin).

The Output Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving. Read-modify-write operations on the LAT register read and write the latched output value for the PORT register.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.

FIGURE 10-1: GENERIC I/O PORT OPERATION



10.1 I/O Port Pin Capabilities

When developing an application, the capabilities of the port pins must be considered. Outputs on some pins have higher output drive strength than others. Similarly, some pins can tolerate higher than VDD input levels.

10.1.1 INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V, a level typical for digital logic circuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins should be avoided.

Table 10-1 summarizes the input voltage capabilities. Refer to **Section 25.0 "Electrical Characteristics"** for more details.

TABLE 10-1:	INPUT VOLTAGE TOLERANCE
-------------	-------------------------

Port or Pin	Tolerated Input	Description
PORTA<7:0>	Vdd	Only VDD input levels
PORTC<1:0>		tolerated.
PORTF<7:1>		
PORTB<7:0>	5.5V	Tolerates input levels
PORTC<7:2>		above VDD, useful for
PORTD<7:0>		most standard logic.
PORTE<7:0>		
PORTG<4:0>		
PORTH<7:0> ⁽¹⁾		
PORTJ<7:0>(1)		

Note 1: Not available on 64-pin devices.

10.1.2 PIN OUTPUT DRIVE

When used as digital I/O, the output pin drive strengths vary for groups of pins intended to meet the needs for a variety of applications. In general, there are three classes of output pins in terms of drive capability.

PORTB and PORTC, as well as PORTA<7:6>, are designed to drive higher current loads, such as LEDs. PORTD, PORTE and PORTJ are capable of driving digital circuits associated with external memory devices. They can also drive LEDs, but only those with smaller current requirements. PORTF, PORTG and PORTH, along with PORTA<5:0>, have the lowest drive level, but are capable of driving normal digital circuit loads with a high input impedance.

Table 10-2 summarizes the output capabilities of the ports. Refer to the "Absolute Maximum Ratings" in Section 25.0 "Electrical Characteristics" for more details.

TABLE 10-2: OUTPUT DRIVE LEVELS FOR VARIOUS PORTS

Low	Medium	High		
PORTA<5:0>	PORTD	PORTA<7:6>		
PORTF	PORTE	PORTB		
PORTG	PORTJ ⁽¹⁾	PORTC		
PORTH ⁽¹⁾				

Note 1: Not available on 64-pin devices.

10.1.3 PULL-UP CONFIGURATION

Four of the I/O ports (PORTB, PORTD, PORTE and PORTJ) implement configurable weak pull-ups on all pins. These are internal pull-ups that allow floating digital input signals to be pulled to a consistent level without the use of external resistors.

The pull-ups are enabled with a single bit for each of the ports: RBPU (INTCON2<7>) for PORTB, and RDPU, REPU and RJPU (PORTG<7:5>) for the other ports.


10.1.4 OPEN-DRAIN OUTPUTS

The output pins for several peripherals are also equipped with a configurable open-drain output option. This allows the peripherals to communicate with external digital logic, operating at a higher voltage level, without the use of level translators.

The open-drain option is implemented on port pins specifically associated with the data and clock outputs of the USARTs, the MSSP module (in SPI mode) and the CCP modules. The option is selectively enabled by setting the open-drain control bit for the corresponding module in TRISG and LATG. Their configuration is discussed in more detail in the sections for PORTC, PORTE and PORTG.

When the open-drain option is required, the output pin must also be tied through an external pull-up resistor provided by the user to a higher voltage level, up to 5V (Figure 10-2). When a digital logic high signal is output, it is pulled up to the higher voltage level.

FIGURE 10-2: USING THE OPEN-DRAIN OUTPUT (USARTs SHOWN AS EXAMPLES



10.2 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISA and LATA.

RA4/T0CKI is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The RA4 pin is multiplexed with the Timer0 clock input. RA5 and RA3:RA0 are multiplexed with analog inputs for the A/D converter.

The operation of the analog inputs as A/D converter inputs is selected by clearing or setting the PCFG3:PCFG0 control bits in the ADCON1 register. The corresponding TRISA bits control the direction of these pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

Note:	RA5 and RA3:RA0 are configured as								
	analog inputs on any Reset and are read								
	as '0'. RA4 is configured as a digital input.								

RA6/OSC2/CLKO and RA7/OSC1/CLKI normally serve as the external circuit connections for the external (primary) oscillator circuit (HS Oscillator modes), or the external clock input and output (EC Oscillator modes). In these cases, RA6 and RA7 are not available as digital I/O and their corresponding TRIS and LAT bits are read as '0'. When the device is configured to use INTOSC or INTRC as the default oscillator mode (FOSC2 Configuration bit is '0'), RA6 and RA7 are automatically configured as digital I/O; the oscillator and clock in/clock out functions are disabled.

EXAMPLE 10-1: INITIALIZING PORTA

CLRF PORTA	; Initialize PORTA by
CLRF LATA	; clearing output latches ; Alternate method to ; clear output data latches
MOVLW 07h	; Configure A/D
MOVWF ADCON MOVLW 0BFh	1 ; for digital inputs ; Value used to initialize
	; data direction
MOVWF TRISA	,,, <u>-</u> ,
	; RA<6> as output

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description		
RA0/AN0	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.		
		1	I	TTL	PORTA<0> data input; disabled when analog input enabled.		
	AN0	1	Ι	ANA	A/D input channel 0. Default input configuration on POR; does not affect digital output.		
RA1/AN1	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.		
		1	Ι	TTL	PORTA<1> data input; disabled when analog input enabled.		
	AN1	1	I	ANA	A/D input channel 1. Default input configuration on POR; does not affect digital output.		
RA2/AN2/VREF-	RA2	0	0	DIG	LATA<2> data output; not affected by analog input.		
		1	Ι	TTL	PORTA<2> data input. Disabled when analog functions enabled.		
	AN2	1	Ι	ANA	A/D input channel 2. Default input configuration on POR.		
	VREF-	1	Ι	ANA	A/D and comparator low reference voltage input.		
RA3/AN3/	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.		
VREF+		1	Ι	TTL	PORTA<3> data input; disabled when analog input enabled.		
	AN3	1	Ι	ANA	A/D input channel 3. Default input configuration on POR.		
	VREF+	1	Ι	ANA	A/D and comparator high reference voltage input.		
RA4/T0CKI	RA4	0	0	DIG	LATA<4> data output.		
		1	Ι	ST	PORTA<4> data input; default configuration on POR.		
	TOCKI	x	Ι	ST	Timer0 clock input.		
RA5/AN4	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.		
		1	Ι	TTL	PORTA<5> data input; disabled when analog input enabled.		
	AN4	1	Ι	ANA	A/D input channel 4. Default configuration on POR.		
RA6/OSC2/	RA6	0	0	DIG	LATA<6> data output; disabled when FOSC2 Configuration bit is set.		
CLKO		1	Ι	TTL	PORTA<6> data input; disabled when FOSC2 Configuration bit is set.		
	OSC2	x	0	ANA	Main oscillator feedback output connection (HS and HSPLL modes).		
	CLKO	x	0	DIG	System cycle clock output, FOSC/4 (EC and ECPLL modes).		
RA7/OSC1/	RA7	0	0	DIG	LATA<7> data output; disabled when FOSC2 Configuration bit is set.		
CLKI		1	Ι	TTL	PORTA<7> data input; disabled when FOSC2 Configuration bit is set.		
	OSC1	x	I	ANA	Main oscillator input connection (HS and HSPLL modes).		
	CLKI	x	I	ANA	Main external clock source input (EC and ECPLL modes).		

TABLE 10-3: PORTA FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	54
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	54
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54
ADCON1	_	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	53

Legend: — = Unimplemented, read as '0'. Shaded cells are not used by PORTA.

x = Don't care.

Note 1: These bits are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as 'x'.

10.3 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISB and LATB. All pins on PORTB are digital only and tolerate voltages up to 5.5V.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from power-managed modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

EXAMPI	LE 10-2:	INITIALIZING PORTB
CLRF	PORTB	; Initialize PORTB by ; clearing output : data latches
CLRF	LATB	; Alternate method ; to clear output
MOVLW	0CFh	; data latches ; Value used to ; initialize data
MOVWF	TRISB	; direction ; Set RB<3:0> as inputs ; RB<5:4> as outputs ; RB<7:6> as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description			
RB0/INT0	RB0	0	0	DIG	LATB<0> data output.			
		1	Ι	TTL	PORTB<0> data input; weak pull-up when RBPU bit is cleared.			
	INT0	1	I	ST	External interrupt 0 input.			
RB1/INT1	RB1	0	0	DIG	LATB<1> data output.			
		1	Ι	TTL	PORTB<1> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared.			
	INT1	1	Ι	ST	External interrupt 1 input.			
RB2/INT2	RB2	0	0	DIG	LATB<2> data output.			
		1	Ι	TTL	PORTB<2> data input; weak pull-up when RBPU bit is cleared.			
	INT2	1	Ι	ST	External interrupt 2 input.			
RB3/INT3/	RB3	0	0	DIG	LATB<3> data output.			
CCP2		1	Ι	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared.			
	INT3	1	Ι	ST	External interrupt 3 input.			
	CCP2 ⁽¹⁾	0	0	DIG	CCP2 compare output and CCP2 PWM output; takes priority over port data.			
		1	I	ST	CCP2 capture input.			
RB4/KBI0	RB4	0	0	DIG	LATB<4> data output.			
		1	I	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared.			
	KBI0		Ι	TTL	Interrupt-on-pin change.			
RB5/KBI1	RB5	0	0	DIG	LATB<5> data output.			
		1	I	TTL	PORTB<5> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared.			
	KBI1		Ι	TTL	Interrupt-on-pin change.			
RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output.			
		1	Ι	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.			
	KBI2	1	Ι	TTL	Interrupt-on-pin change.			
	PGC	х	Ι	ST	Serial execution (ICSP [™]) clock input for ICSP and ICD operation. ⁽²⁾			
RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.			
		1	Ι	TTL	PORTB<7> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared.			
	KBI3	1	Ι	TTL	Interrupt-on-pin change.			
	PGD	х	0	DIG	Serial execution data output for ICSP and ICD operation. ⁽²⁾			
		х	Ι	ST	Serial execution data input for ICSP and ICD operation. ⁽²⁾			

TABLE 10-5: PORTB FUNCTIONS

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared (Extended Microcontroller mode, 80-pin devices only). Default assignment is RC1.

2: All other pin functions are disabled when ICSP[™] or ICD is enabled.

TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	54
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	54
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	54
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	51
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	51

Legend: Shaded cells are not used by PORTB.

© 2007 Microchip Technology Inc.

10.4 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISC and LATC. Only PORTC pins, RC2 through RC7, are digital only pins and can tolerate input voltages up to 5.5V.

PORTC is multiplexed with CCP, MSSP and EUSART peripheral functions (Table 10-7). The pins have Schmitt Trigger input buffers. The pins for CCP, SPI and EUSART are also configurable for open-drain output whenever these functions are active. Open-drain configuration is selected by setting the SPIOD, CCPxOD and U1OD control bits (TRISG<7:5> and LATG<6>, respectively).

RC1 is normally configured as the default peripheral pin for the CCP2 module. Assignment of CCP2 is controlled by Configuration bit, CCP2MX (default state, CCP2MX = 1).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note:	These pins are configured as digital inputs
	on any device Reset.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 10-3: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by ; clearing output ; data latches
CLRF	LATC	; Alternate method
		; to clear output ; data latches
MOVLW	0CFh	; Value used to : initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs ; RC<7:6> as inputs
		, not, for ab inpact

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RC0/T1OSO/	RC0	0	0	DIG	LATC<0> data output.
T13CKI		1	Ι	ST	PORTC<0> data input.
	T1OSO	x	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.
	T13CKI	1	Ι	ST	Timer1/Timer3 counter input.
RC1/T1OSI/	RC1	0	0	DIG	LATC<1> data output.
CCP2		1		ST	PORTC<1> data input.
	T1OSI	x	I	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.
	CCP2 ⁽¹⁾	0	0	DIG	CCP2 compare output and CCP2 PWM output; takes priority over port data.
		1		ST	CCP2 capture input.
RC2/CCP1	RC2	0	0	DIG	LATC<2> data output.
		1	Ι	ST	PORTC<2> data input.
	CCP1	0	0	DIG	CCP1 compare output and CCP1 PWM output; takes priority over port data.
		1	Ι	ST	CCP1 capture input.
RC3/SCK/SCL	RC3	0	0	DIG	LATC<3> data output.
		1	Ι	ST	PORTC<3> data input.
	SCK	0	0	DIG	SPI clock output (MSSP module); takes priority over port data.
		1	I	ST	SPI clock input (MSSP module).
	SCL	0	0	DIG	I ² C [™] clock output (MSSP module); takes priority over port data.
		1	Ι	ST	I ² C clock input (MSSP module); input type depends on module setting.
RC4/SDI/SDA	RC4	0	0	DIG	LATC<4> data output.
		1	Ι	ST	PORTC<4> data input.
	SDI	1	Ι	ST	SPI data input (MSSP module).
	SDA	1	0	DIG	I ² C data output (MSSP module); takes priority over port data.
		1	Ι	ST	I ² C data input (MSSP module); input type depends on module setting.
RC5/SDO	RC5	0	0	DIG	LATC<5> data output.
		1	Ι	ST	PORTC<5> data input.
	SDO	0	0	DIG	SPI data output (MSSP module); takes priority over port data.
RC6/TX1/CK1	RC6	0	0	DIG	LATC<6> data output.
		1	I	ST	PORTC<6> data input.
	TX1	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
	CK1	1	0	DIG	Synchronous serial data input (EUSART module). User must configure as an input.
		1	1	ST	Synchronous serial clock input (EUSART module).
RC7/RX1/DT1	RC7	0	0	DIG	LATC<7> data output.
		1	Ι	ST	PORTC<7> data input.
	RX1	1	I	ST	Asynchronous serial receive data input (EUSART module).
	DT1	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
		1	-	ST	Synchronous serial data input (EUSART module). User must configure as an input.

TABLE 10-7: PORTC FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when CCP2MX Configuration bit is set.

TADLE TU-O.	U-0: SUMMART OF REGISTERS ASSOCIATED WITH FORTC											
Name Bit 7		Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page			
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	54			
LATC	LATC7	LATBC6	LATC5	LATCB4	LATC3	LATC2	LATC1	LATC0	54			
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	54			
LATG	U2OD	U10D	_	LATG4	LATG3	LATG2	LATG1	LATG0	54			
TRISG	SPIOD	CCP2OD	CCP10D	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	54			

TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTC.

10.5 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISD and LATD. All pins on PORTD are digital only and tolerate voltages up to 5.5V.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	These pins are configured as digital inputs
	on any device Reset.

Each of the PORTD pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by setting bit RDPU (PORTG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.

On 80-pin devices, PORTD is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled, by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTD is the low-order byte of the multiplexed address/data bus (AD7:AD0). The TRISD bits are also overridden.

PORTD can also be configured to function as an 8-bit wide, parallel microprocessor port by setting the PSPMODE control bit (PSPCON<4>). In this mode, parallel port data takes priority over other digital I/O (but not the external memory interface). When the parallel port is active, the input buffers are TTL. For more information, refer to **Section 10.11 "Parallel Slave Port"**.

EXAMPI	_E 10-4:	INITIALIZING PORTD
CLRF	PORTD	; Initialize PORTD by ; clearing output
CLRF	LATD	; data latches ; Alternate method ; to clear output
MOVLW	0CFh	; data latches ; Value used to ; initialize data
MOVWF	TRISD	<pre>; direction ; Set RD<3:0> as inputs ; RD<5:4> as outputs ; RD<7:6> as inputs</pre>

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RD0/AD0/PSP0	RD0	0	0	DIG	LATD<0> data output.
		1	I	ST	PORTD<0> data input.
	AD0 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 0 output. ⁽¹⁾
		х	I	TTL	External memory interface, data bit 0 input. ⁽¹⁾
	PSP0		0	DIG	PSP read output data (LATD<0>); takes priority over port data.
			I	TTL	PSP write data input.
RD1/AD1/PSP1	RD1	0	0	DIG	LATD<1> data output.
		1	I	ST	PORTD<1> data input.
	AD1 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 1 output. ⁽¹⁾
		х	I	TTL	External memory interface, data bit 1 input. ⁽¹⁾
	PSP1	х	0	DIG	PSP read output data (LATD<1>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD2/AD2/PSP2	RD2	0	0	DIG	LATD<2> data output.
		1	I	ST	PORTD<2> data input.
	AD2 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 2 output. ⁽¹⁾
		х	I	TTL	External memory interface, data bit 2 input. ⁽¹⁾
	PSP2	х	0	DIG	PSP read output data (LATD<2>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD3/AD3/PSP3	RD3	0	0	DIG	LATD<3> data output.
		1	I	ST	PORTD<3> data input.
	AD3 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 3 output. ⁽¹⁾
		х	I	TTL	External memory interface, data bit 3 input. ⁽¹⁾
	PSP3	х	0	DIG	PSP read output data (LATD<3>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD4/AD4/PSP4	RD4	0	0	DIG	LATD<4> data output.
		1	I	ST	PORTD<4> data input.
	AD4 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 4 output. ⁽¹⁾
		х	I	TTL	External memory interface, data bit 4 input. ⁽¹⁾
	PSP4	х	0	DIG	PSP read output data (LATD<4>); takes priority over port data.
		х	I	TTL	PSP write data input.
RD5/AD5/PSP5	RD5	0	0	DIG	LATD<5> data output.
		1	I	ST	PORTD<5> data input.
	AD5 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 5 output. ⁽¹⁾
		x	I	TTL	External memory interface, data bit 5 input. ⁽¹⁾
	PSP5	x	0	DIG	PSP read output data (LATD<5>); takes priority over port data.
		х	Ι	TTL	PSP write data input.
RD6/AD6/PSP6	RD6	0	0	DIG	LATD<6> data output.
		1	I	ST	PORTD<6> data input.
	AD6 ⁽²⁾	x	0	DIG-3	External memory interface, address/data bit 6 output. ⁽¹⁾
		x		TTL	External memory interface, data bit 6 input. ⁽¹⁾
	PSP6	x	0	DIG	PSP read output data (LATD<6>); takes priority over port data.
	-		-	-	PSP write data input.

TABLE 10-9: PORTD FUNCTIONS

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: External memory interface I/O takes priority over all other digital and PSP I/O.

2: Available on 80-pin devices only.

TADLE 10-9:	10-9: PORTD FUNCTIONS (CONTINUED)								
Pin Name	Function	TRIS Setting	I/O	l/O Type	Description				
RD7/AD7/PSP7	RD7	0	O DIG LATD<7> data output.		LATD<7> data output.				
		1	I ST PORTD<7> data input.		PORTD<7> data input.				
	AD7 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 7 output. ⁽¹⁾				
		х	I	TTL	External memory interface, data bit 7 input. ⁽¹⁾				
	PSP7	х	0	DIG	PSP read output data (LATD<7>); takes priority over port data.				
		х	I	TTL	PSP write data input.				

TABLE 10-9: PORTD FUNCTIONS (CONTINUED)

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: External memory interface I/O takes priority over all other digital and PSP I/O.

2: Available on 80-pin devices only.

TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	54
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	54
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	54
PORTG	RDPU	REPU	rjpu ⁽¹⁾	RG4	RG3	RG2	RG1	RG0	54

Legend: Shaded cells are not used by PORTD.

Note 1: Unimplemented on 64-pin devices, read as '0'.

10.6 PORTE, TRISE and LATE Registers

PORTE is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISE and LATE. All pins on PORTE are digital only and tolerate voltages up to 5.5V.

All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. The RE7 pin is also configurable for open-drain output when CCP2 is active on this pin. Open-drain configuration is selected by setting the CCP2OD control bit (TRISG<6>)

Note:	These pins are configured as digital inputs
	on any device Reset.

Each of the PORTE pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by setting bit REPU (PORTG<6>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset.

On 80-pin devices, PORTE is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTE is the high-order byte of the multiplexed address/data bus (AD15:AD8). The TRISE bits are also overridden.

When the Parallel Slave Port is active on PORTD, three of the PORTE pins (RE0, RE1 and RE2) are configured as digital control inputs for the port. The control functions are summarized in Table 10-11. The reconfiguration occurs automatically when the PSPMODE control bit (PSPCON<4>) is set. Users must still make certain the corresponding TRISE bits are set to configure these pins as digital inputs.

RE7 can also be configured as the alternate peripheral pin for the CCP2 module. This is done by clearing the CCP2MX Configuration bit.

CLRF P	-	Initialize PORTE by clearing output
CLRF L	; ATE ;	data latches Alternate method to clear output
MOVLW 0)3h ;	data latches Value used to initialize data
MOVWF T	RISE ;	direction Set RE<1:0> as inputs RE<7:2> as outputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RE0/RD/AD8	RE0	0	0	DIG	LATE<0> data output.
		1	Ι	ST	PORTE<0> data input.
	RD	1	I	TTL	Parallel Slave Port read enable control input.
	AD8 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 8 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 8 input. ⁽²⁾
RE1/WR/AD9	RE1	0	0	DIG	LATE<1> data output.
		1		ST	PORTE<1> data input.
	WR	1	I	TTL	Parallel Slave Port write enable control input.
	AD9 ⁽¹⁾	x	0	DIG	External memory interface, address/data bit 9 output. ⁽²⁾
		x	Ι	TTL	External memory interface, data bit 9 input. ⁽²⁾
RE2/AD10/CS	RE2	0	0	DIG	LATE<2> data output.
		1	I	ST	PORTE<2> data input.
	AD10 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 10 output. ⁽²⁾
		x	Ι	TTL	External memory interface, data bit 10 input. ⁽²⁾
	CS	1	1	TTL	Parallel Slave Port chip select control input.
RE3/AD11	RE3	0	0	DIG	LATE<3> data output.
		1	I	ST	PORTE<3> data input.
	AD11 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 11 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 11 input. ⁽²⁾
RE4/AD12	RE4	4 0 O DIG I		DIG	LATE<4> data output.
		1	I	ST	PORTE<4> data input.
	AD12 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 12 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 12 input. ⁽²⁾
RE5/AD13	RE5	0	0	DIG	LATE<5> data output.
		1	I	ST	PORTE<5> data input.
	AD13 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 13 output. ⁽²⁾
		х	Ι	TTL	External memory interface, data bit 13 input. ⁽²⁾
RE6/AD14	RE6	0	0	DIG	LATE<6> data output.
		1	I	ST	PORTE<6> data input.
	AD14 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 14 output. ⁽²⁾
		х	I	TTL	External memory interface, data bit 14 input. ⁽²⁾
RE7/AD15/	RE7	0	0	DIG	LATE<7> data output.
CCP2		1	I	ST	PORTE<7> data input.
	AD15 ⁽¹⁾	x	0	DIG	External memory interface, address/data bit 15 output. ⁽²⁾
		x	I	TTL	External memory interface, data bit 15 input. ⁽²⁾
	CCP2 ⁽³⁾	0	0	DIG	CCP2 compare output and CCP2 PWM output; takes priority over port data.
		1	I	ST	CCP2 capture input.

TABLE 10-11: PORTE FUNCTIONS

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Available on 80-pin devices only.

2: External memory interface I/O takes priority over all other digital and PSP I/O.

3: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared (all devices in Microcontroller mode).

TABLE 10-12:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	54
LATE	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	54
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	54
PORTG	RDPU	REPU	RJPU ⁽¹⁾	RG4	RG3	RG2	RG1	RG0	54
TRISG	SPIOD	CCP2OD	CCP10D	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	54

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

Note 1: Unimplemented on 64-pin devices, read as '0'.

10.7 PORTF, LATF and TRISF Registers

PORTF is a 7-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISF and LATF. All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTF is multiplexed with analog peripheral functions. Pins RF1 through RF6 may be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RF6:RF3 as digital inputs, it is also necessary to turn off the comparators.

- Note 1: On device Resets, pins RF6:RF1 are configured as analog inputs and are read as '0'.
 - **2:** To configure PORTF as digital I/O, turn off comparators and set ADCON1 value.

EXAMPLE 10-6: INITIALIZING PORTF

CLRF	PORTF	; Initialize PORTF by ; clearing output : data latches
CLRF	LATF	; data fatches ; Alternate method ; to clear output ; data latches
MOVLW	07h	;
MOVWF	CMCON	; Turn off comparators
MOVLW	0Fh;	
MOVWF	ADCON1	; Set PORTF as digital I/O
MOVLW	0CEh	; Value used to
		; initialize data
		; direction
MOVWF	TRISF	; Set RF3:RF1 as inputs
		; RF5:RF4 as outputs
		; RF7:RF6 as inputs

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RF1/AN6/	RF1	0	0	DIG	LATF<1> data output; not affected by analog input.
C2OUT		1	I	ST	PORTF<1> data input; disabled when analog input enabled.
	AN6	1	I	ANA	A/D input channel 6. Default configuration on POR.
	C2OUT	0	0	DIG	Comparator 2 output; takes priority over port data.
RF2/AN7/	RF2	0	0	DIG	LATF<2> data output; not affected by analog input.
C1OUT		1	Ι	ST	PORTF<2> data input; disabled when analog input enabled.
	AN7	1	I	ANA	A/D input channel 7. Default configuration on POR.
	C1OUT	0	0	TTL	Comparator 1 output; takes priority over port data.
RF3/AN8	RF3	0	0	DIG	LATF<3> data output; not affected by analog input.
		1	I	ST	PORTF<3> data input; disabled when analog input enabled.
	AN8	1	I	ANA	A/D input channel 8 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.
RF4/AN9	RF4	0	0	DIG	LATF<4> data output; not affected by analog input.
		1	I	ST	PORTF<4> data input; disabled when analog input enabled.
	AN9	1	I	ANA	A/D input channel 9 and Comparator C2- input. Default input configuration on POR; does not affect digital output.
RF5/AN10/ CVREF	RF5	0	0	DIG	LATF<5> data output; not affected by analog input. Disabled when CVREF output enabled.
		1	I	ST	PORTF<5> data input; disabled when analog input enabled. Disabled when CVREF output enabled.
	AN10	1	I	ANA	A/D input channel 10 and Comparator C1+ input. Default input configuration on POR.
	CVREF	х	0	ANA	Comparator voltage reference output. Enabling this feature disables digital I/O.
RF6/AN11	RF6	0	0	DIG	LATF<6> data output; not affected by analog input.
		1	I	ST	PORTF<6> data input; disabled when analog input enabled.
	AN11	1	I	ANA	A/D input channel 11 and Comparator C1- input. Default input configuration on POR; does not affect digital output.
RF7/AN5/SS	RF7	0	0	DIG	LATF<7> data output.
		1	I	ST	PORTF<7> data input.
	AN5	1	I	ANA	A/D input channel 5. Default configuration on POR.
	SS	1	1	TTL	Slave select input for MSSP module.

TABLE 10-13: PORTF FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1		54
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	_	54
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	_	54
ADCON1	—	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	53
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	53
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	53

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTF.

10.8 PORTG, TRISG and LATG Registers

PORTG is a 5-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISG and LATG. All pins on PORTG are digital only and tolerate voltages up to 5.5V.

When operating as I/O, all PORTG pins have Schmitt Trigger input buffers. Pins RG1 and RG2 are multiplexed with the AUSART module. The RG1 pin is also configurable for open-drain output when the AUSART is active. Open-drain configuration is selected by setting the U2OD control bit (LATG<7>).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides. Although the port itself is only five bits wide, the PORTG<7:5> bits are still implemented to control the weak pull-ups on the I/O ports associated with PORTD, PORTE and PORTJ. Setting these bits enables the respective port pull-ups.

Most of the corresponding TRISG and LATG bits are implemented as open-drain control bits for CCP1, CCP2 and SPI (TRISG<7:5>), and the USARTs (LATG<7:6>). Setting these bits configures the output pin for the corresponding peripheral for open-drain operation. LATG<5> is not implemented.

EXAMPLE 10-7: INITIALIZING PORTG

CLRF	PORTG	; clearing output
CLRF	LATG	; data latches ; Alternate method ; to clear output : data latches
MOVLW	04h	; Value used to ; initialize data ; direction
MOVWF	TRISG	; Set RG1:RG0 as outputs ; RG2 as input ; RG4:RG3 as inputs

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RG0	RG0	0	0	DIG	LATG<0> data output.
		1	Ι	ST	PORTG<0> data input.
RG1/TX2/CK2	R21	0	0	DIG	LATG<1> data output.
		1	Ι	ST	PORTG<1> data input.
	TX2	1	0	DIG	Synchronous serial data output (AUSART2 module); takes priority over port data.
CK2 1 0		0	DIG	Synchronous serial data input (AUSART2 module). User must configure as an input.	
		1	Ι	ST	Synchronous serial clock input (AUSART2 module).
RG2/RX2/DT2	RG2	0	0	DIG	LATG<2> data output.
		1	Ι	ST	PORTG<2> data input.
	RX2	1	I	ST	Asynchronous serial receive data input (AUSART2 module).
	DT2	1	0	DIG	Synchronous serial data output (AUSART2 module); takes priority over port data.
		1	I	ST	Synchronous serial data input (AUSART2 module). User must configure as an input.
RG3	RG3	0	0	DIG	LATG<3> data output.
		1	Ι	ST	PORTG<3> data input.
RG4	RG4	0	0	DIG	LATG<4> data output.
		1	Ι	ST	PORTG<4> data input.

TABLE 10-15: PORTG FUNCTIONS

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 10-16:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTG
--------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTG	RDPU	REPU	RJPU ⁽¹⁾	RG4	RG3	RG2	RG1	RG0	54
LATG	U2OD	U10D	_	LATG4	LATG3	LATG2	LATG1	LATG0	54
TRISG	SPIOD	CCP2OD	CCP10D	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	54

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTG.

Note 1: Unimplemented on 64-pin devices, read as '0'.

10.9 PORTH, LATH and TRISH Registers

Note:	PORTH	is	available	only	on	80-pin
	devices.					

PORTH is an 8-bit wide, bidirectional I/O port. The corresponding Data Direction and Output Latch registers are TRISH and LATH. All pins are digital only and tolerate voltages up to 5.5V.

All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

When the external memory interface is enabled, four of the PORTH pins function as the high-order address lines for the interface. The address output from the interface takes priority over other digital I/O. The corresponding TRISH bits are also overridden.

EXAMPLE	10-8: IN	ITIALIZING PORTH
CLRF PC		Initialize PORTH by clearing output
CLRF LA	,	data latches Alternate method
		to clear output data latches
MOVLW 01	Fh ;	Configure PORTH as
MOVWF AI	CON1 ;	digital I/O
MOVLW 00	CFh ;	Value used to
	;	initialize data
	;	direction
MOVWF TH	RISH ;	Set RH3:RH0 as inputs
	;	RH5:RH4 as outputs
	;	RH7:RH6 as inputs

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RH0/A16	RH0	0	0	DIG	LATH<0> data output.
		1	Ι	ST	PORTH<0> data input.
	A16	х	0	DIG	External memory interface, address line 16. Takes priority over port data.
RH1/A17	RH1	0	0	DIG	LATH<1> data output.
		1	Ι	ST	PORTH<1> data input.
	A17	x	0	DIG	External memory interface, address line 17. Takes priority over port data.
RH2/A18	RH2	0	0	DIG	LATH<2> data output.
		1	Ι	ST	PORTH<2> data input.
	A18	x	0	DIG	External memory interface, address line 18. Takes priority over port data.
RH3/A19	RH3	0	0	DIG	LATH<3> data output.
		1	Ι	ST	PORTH<3> data input.
	A19	x	0	DIG	External memory interface, address line 19. Takes priority over port data.
RH4	RH4	0	0	DIG	LATH<4> data output.
		1	Ι	ST	PORTH<4> data input.
RH5	RH5	0	0	DIG	LATH<5> data output.
		1	Ι	ST	PORTH<5> data input.
RH6	RH6	0	0	DIG	LATH<6> data output.
		1	Ι	ST	PORTH<6> data input.
RH7	RH7	0	0	DIG	LATH<7> data output.
		1	Ι	ST	PORTH<7> data input.

TABLE 10-17: PORTH FUNCTIONS

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 10-18: SUMMARY OF REGISTERS ASSOCIATED WITH PORTH

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTH	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	54
LATH	LATH7	LATH6	LATH5	LATH4	LATH3	LATH2	LATH1	LATH0	54
TRISH	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	54

© 2007 Microchip Technology Inc.

10.10 PORTJ, TRISJ and LATJ Registers

Note: PORTJ is available only on 80-pin devices.

PORTJ is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISJ and LATJ. All pins on PORTJ are digital only and tolerate voltages up to 5.5V.

All pins on PORTJ are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	These pins are configured as digital inputs
	on any device Reset.

Each of the PORTJ pins has a weak internal pull-up. The pull-ups are provided to keep the inputs at a known state for the external memory interface while powering up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, RJPU (PORTG<5>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset. When the external memory interface is enabled, all of the PORTJ pins function as control outputs for the interface. This occurs automatically when the interface is enabled by clearing the EBDIS control bit (MEMCON<7>). The TRISJ bits are also overridden.

EXAMPLE 10-9:	INITIALIZING PORTJ
EAAIVIFLE IU-9.	

CLRF	PORTJ	; Initialize PORTJ by
CLRF	LATJ	; clearing output latches ; Alternate method
MOVLW	0CFh	; to clear output latches
MOVLW	UCFN	; Value used to ; initialize data
MOLTUT	mp t a t	; direction
MOVWF	TRISJ	; Set RJ3:RJ0 as inputs ; RJ5:RJ4 as output
		; RJ7:RJ6 as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RJ0/ALE	RJ0	0	0	DIG	LATJ<0> data output.
		1	I	ST	PORTJ<0> data input.
	ALE	x	0	DIG	External memory interface address latch enable control output; takes priority over digital I/O.
RJ1/OE	RJ1	0	0	DIG	LATJ<1> data output.
		1	I	ST	PORTJ<1> data input.
	OE	х	0	DIG	External memory interface output enable control output; takes priority over digital I/O.
RJ2/WRL	RJ2	0	0	DIG	LATJ<2> data output.
		1	I	ST	PORTJ<2> data input.
WRL x O DIG External memory bus write low I digital I/O.		External memory bus write low byte control; takes priority over digital I/O.			
RJ3/WRH	RJ3	0	0	DIG	LATJ<3> data output.
		1	I	ST	PORTJ<3> data input.
WRH		х	0	DIG	External memory interface write high byte control output; takes priority over digital I/O.
RJ4/BA0	RJ4	0	0	DIG	LATJ<4> data output.
		1	Ι	ST	PORTJ<4> data input.
	BA0	x	0	DIG	External memory interface byte address 0 control output; takes priority over digital I/O.
RJ5/CE	RJ5	0	0	DIG	LATJ<5> data output.
		1	Ι	ST	PORTJ<5> data input.
	CE	х	0	DIG	External memory interface chip enable control output; takes priority over digital I/O.
RJ6/LB	RJ6	0	0	DIG	LATJ<6> data output.
		1	I	ST	PORTJ<6> data input.
LB x		х	0	DIG	External memory interface lower byte enable control output; takes priority over digital I/O.
RJ7/UB	RJ7	0	0	DIG	LATJ<7> data output.
		1	I	ST	PORTJ<7> data input.
	UB	х	0	DIG	External memory interface upper byte enable control output; takes priority over digital I/O.

TABLE 10-19: PORTJ FUNCTIONS

Legend: O = Output, I = Input, DIG = Digital Output, ST = Schmitt Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTJ	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	54
LATJ	LATJ7	LATJ6	LATJ5	LATJ4	LATJ3	LATJ2	LATJ1	LATJ0	54
TRISJ	TRISJ7	TRISJ6	TRISJ5	TRISJ4	TRISJ3	TRISJ2	TRISJ1	TRISJ0	54
PORTG	RDPU	REPU	RJPU	RG4	RG3	RG2	RG1	RG0	54

Legend: Shaded cells are not used by PORTJ.

© 2007 Microchip Technology Inc.

10.11 Parallel Slave Port

PORTD can also function as an 8-bit wide Parallel Slave Port, or microprocessor port, when control bit PSPMODE (PSPCON<4>) is set. It is asynchronously readable and writable by the external world through RD control input pin, RE0/RD, and WR control input pin, RE1/WR.

Note:	For 80-pin devices, the Parallel Slave Port
	is available only in Microcontroller mode.


The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin, RE0/RD, to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set).

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the \overline{CS} or \overline{RD} lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP. When this happens, the IBF and OBF bits can be polled and the appropriate action taken.

The timing for the control signals in Write and Read modes is shown in Figure 10-4 and Figure 10-5, respectively.



REGISTER 10-1: PSPCON: PARALLEL SLAVE PORT CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
IBF	OBF	IBOV	PSPMODE		—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IBF: Input Buffer Full Status bit 1 = A word has been received and is waiting to be read by the CPU
	0 = No word has been received
bit 6	OBF: Output Buffer Full Status bit
	 1 = The output buffer still holds a previously written word 0 = The output buffer has been read
bit 5	IBOV: Input Buffer Overflow Detect bit
	 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred
bit 4	PSPMODE: Parallel Slave Port Mode Select bit
	1 = Parallel Slave Port mode0 = General Purpose I/O mode
bit 3-0	Unimplemented: Read as '0'

FIGURE 10-4: PARALLEL SLAVE PORT WRITE WAVEFORMS

	Q1 Q2 Q3 Q4 Q1 Q2 Q3	Q4 Q1 Q2 Q3 Q4
cs —	<u></u>	
WR		
RD —		1
PORTD<7:0>		
IBF		
OBF		
PSPIF		
	· · · ·	




FIGURE 10-5: PARALLEL SLAVE PORT READ WAVEFORMS

TABLE 10-21: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	54
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	54
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	54
PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	54
LATE	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	54
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	54
PSPCON	IBF	OBF	IBOV	PSPMODE			_	_	53
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	_	TMR2IF	TMR1IF	53
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	_	TMR2IE	TMR1IE	53
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP		TMR2IP	TMR1IP	53

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

11.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated, 8-bit software programmable
 prescaler
- Selectable clock source (internal or external)
- · Edge select for external clock
- · Interrupt on overflow

The TOCON register (Register 11-1) controls all aspects of the module's operation, including the prescale selection; it is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
	ROON: Timer0 On/Off Control bit		
	Enables Timer0 Stops Timer0		
bit 6 T08	BIT: Timer0 8-Bit/16-Bit Control bi	it	
1 —	Timer() is configured as an 8-bit ti	mer/counter	

- 1 = Timer0 is configured as an 8-bit timer/counter
 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 **TOCS**: Timer0 Clock Source Select bit
 - = Transition on T0CKI pin
 = Internal instruction cycle clock (CLKO)
- bit 4 **TOSE**: Timer0 Source Edge Select bit
 - 1 = Increment on high-to-low transition on TOCKI pin
 - 0 = Increment on low-to-high transition on TOCKI pin
- bit 3 **PSA**: Timer0 Prescaler Assignment bit
 - 1 = TImer0 prescaler is not assigned. Timer0 clock input bypasses prescaler.
 - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits

111 =	1:256 Prescale value
	did OO Dus sala visiting

TT0	=	1:128	Prescale value
101	=	1:64	Prescale value

100 = 1:32 Prescale value

- 011 = 1:16 Prescale value
- 010 = 1:8 Prescale value
- 001 = 1:4 Prescale value
- 000 = 1:2 Prescale value

11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter. The mode is selected with the TOCS bit (TOCON<5>). In Timer mode (TOCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see **Section 11.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>). Clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

11.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)





FIGURE 11-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



11.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable. Its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256, in power-of-2 increments, are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

11.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

11.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before re-enabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TMR0L	Timer0 Register Low Byte						52		
TMR0H	Timer0 Register High Byte					52			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	52
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Timer0.

Note 1: RA6/RA7 and their associated latch and direction bits are configured as port pins only when the internal oscillator is selected as the default clock source (FOSC2 Configuration bit = 0); otherwise, they are disabled and these bits read as '0'.

NOTES:

12.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt on overflow
- Reset on CCPx Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON bit 7 bit 0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7 bit 0	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	RD16: 16-Bit Read/Write Mode Enable bit
	 1 = Enables register read/write of TImer1 in one 16-bit operation 0 = Enables register read/write of Timer1 in two 8-bit operations
bit 6	T1RUN: Timer1 System Clock Status bit
	 1 = Device clock is derived from Timer1 oscillator 0 = Device clock is derived from another source
bit 5-4	T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale value
	10 = 1:4 Prescale value 01 = 1:2 Prescale value
	01 = 1.2 Prescale value
bit 3	TIOSCEN: Timer1 Oscillator Enable bit
	1 = Timer1 oscillator is enabled
	0 = Timer1 oscillator is shut off
	The oscillator inverter and feedback resistor are turned off to eliminate power drain.
bit 2	T1SYNC: Timer1 External Clock Input Synchronization Select bit
	<u>When TMR1CS = 1:</u> 1 – Do not symphronize external clock input
	 1 = Do not synchronize external clock input 0 = Synchronize external clock input
	When TMR1CS = 0:
	This bit is ignored. Timer1 uses the internal clock when $TMR1CS = 0$.
bit 1	TMR1CS: Timer1 Clock Source Select bit
	 1 = External clock from pin RC0/T1OSO/T13CKI (on the rising edge) 0 = Internal clock (Fosc/4)
bit 0	TMR10N: Timer1 On bit
	1 = Enables Timer1
	0 = Stops Timer1

12.1 Timer1 Operation

Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction

cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

FIGURE 12-1: TIMER1 BLOCK DIAGRAM (8-BIT MODE)





FIGURE 12-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



12.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

12.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 12-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 12-1:CAPACITOR SELECTION FOR
THE TIMER1
OSCILLATOR^(2,3,4)

	OUDILL			
Oscillator Type	Freq.	C1	C2	
LP	32.768 kHz	27 pF ⁽¹⁾	27 pF ⁽¹⁾	

- Note 1: Microchip suggests these values as a starting point in validating the oscillator circuit.
 - 2: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Capacitor values are for design guidance only.

12.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the System Clock Select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in Section 3.0 "Power-Managed Modes".

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Fail-Safe Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.


12.3.2 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

FIGURE 12-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).


12.5 Resetting Timer1 Using the CCPx Special Event Trigger

If CCP1 or CCP2 is configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCPxM3:CCPxM0 = 1011), this signal will reset Timer3. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.



12.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 12.3 "Timer1 Oscillator"** above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine which increments the seconds counter by one. Additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

RTCinit			
	MOVLW	80h	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1CON	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	i
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	mins, F	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	

TADLE 12-2. REGISTERS ASSOCIATED WITH TIMERT AS A TIMER/COUNTER	TABLE 12-2:	REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER
---	--------------------	--

; No, done

; Done

; Reset hours

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	_	TMR2IF	TMR1IF	53
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	53
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	—	TMR2IP	TMR1IP	53
TMR1L	Timer1 Register Low Byte						52		
TMR1H	Timer1 Register High Byte					52			
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	52

Legend: Shaded cells are not used by the Timer1 module.

CPFSGT hours

CLRF hours

RETURN

RETURN

NOTES:

13.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1) which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options. These are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see **Section 13.2** "**Timer2 Interrupt**").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7						bit 0	
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$				

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

bit 7 bit 6-3	Unimplemented: Read as '0' T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale • • 1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit 1 = Timer2 is on 0 = Timer2 is off
bit 1-0	T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

© 2007 Microchip Technology Inc.

13.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

13.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 16.0 "Master Synchronous Serial Port (MSSP) Module".




TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	_	TMR2IF	TMR1IF	53
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE		TMR2IE	TMR1IE	53
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	_	TMR2IP	TMR1IP	53
TMR2	Timer2 Reg	jister							52
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	52
PR2	Timer2 Peri	iod Register							52

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

14.0 TIMER3 MODULE

The Timer3 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt on overflow
- Module Reset on CCPx Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 14-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 14-2.

The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the CCP modules. See **Section 15.2.2** "**Timer1/Timer3 Mode Selection**" for more information.

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

Legend:									
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit	, read as '0'					
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	RD16: 16-	Bit Read/Write Mode Enabl	e bit						
		 1 = Enables register read/write of Timer3 in one 16-bit operation 0 = Enables register read/write of Timer3 in two 8-bit operations 							
bit 6,3	T3CCP2:1	3CCP1: Timer3 and Timer	1 to CCPx Enable bits						
	01 = Time Time	r3 is the capture/compare c r1 is the capture/compare c							
bit 5-4	T3CKPS1	:T3CKPS0: Timer3 Input C	lock Prescale Select bits						
	10 = 1:4 F 01 = 1:2 F	Prescale value Prescale value Prescale value Prescale value							
bit 2		Timer3 External Clock Inpu e if the device clock comes	t Synchronization Control bit from Timer1/Timer3.)						
		<u>R3CS = 1:</u> t synchronize external clock ronize external clock input	: input						
	<u>When TMI</u> This bit is		ternal clock when TMR3CS =	0.					
bit 1	TMR3CS:	Timer3 Clock Source Selec	ot bit						
	falling	nal clock input from Timer1 edge) al clock (Fosc/4)	oscillator or T13CKI (on the ri	sing edge after the first					
bit 0	TMR3ON: 1 = Enable 0 = Stops								

14.1 Timer3 Operation


Timer3 can operate in one of three modes:

- Timer
- Synchronous Counter
- Asynchronous Counter


The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

FIGURE 14-1: TIMER3 BLOCK DIAGRAM (8-BIT MODE)







14.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 14-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

14.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in Section 12.0 "Timer1 Module".

14.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

14.5 Resetting Timer3 Using the CCPx Special Event Trigger

If CCP1 or CCP2 is configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCPxM3:CCPxM0 = 1011), this signal will reset Timer3. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from a CCPx module, the write will take precedence.

Note: The Special Event Triggers from the CCPx module will not set the TMR3IF interrupt flag bit (PIR2<1>).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51	
PIR2	OSCFIF	CMIF	—	—	BCLIF	LVDIF	TMR3IF	—	53	
PIE2	OSCFIE	CMIE	_	—	BCLIE	LVDIE	TMR3IE	—	53	
IPR2	OSCFIP	CMIP	—	—	BCLIP	LVDIP	TMR3IP	—	53	
TMR3L	Timer3 Reg	gister Low B	yte						53	
TMR3H	Timer3 Reg	gister High B	yte						53	
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	52	
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	53	

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

NOTES:

15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F85J11 family devices have two CCP (Capture/Compare/PWM) modules, designated CCP1 and CCP2. Both modules implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes.

Each CCP module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP module operation in the following sections is described with respect to CCP2, but is equally applicable to CCP1.

REGISTER 15-1: CCPxCON: CCPx CONTROL REGISTER (CCP1, CCP2 MODULES)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
_	_	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0						
bit 7	·		•				bit 0						
Legend:													
R = Readable bit		W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'							
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown						
bit 7-6	Unimpleme	ented: Read as '	0'										
bit 5-4	DCxB1:DC	xB0 : PWM Duty	Cycle bit 1 an	d bit 0 for CCP>	Module								
	Capture mo	-	-										
	Unused.												
		Compare mode:											
		Unused.											
		PWM mode:											
		These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight Most Significant bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.											
L:1 0 0	0	,	,			L.							
bit 3-0		CCPxM3:CCPxM0: CCPx Module Mode Select bits											
		0000 = Capture/Compare/PWM disabled (resets CCPx module) 0001 = Reserved											
		mpare mode, tog	ale output on	match (CCPxIF	bit is set)								
	0011 = Re		gio output on										
	0100 = Ca	0100 = Capture mode, every falling edge											
		pture mode, ever											
		pture mode, ever											
		0111 = Capture mode, every 16th rising edge 1000 = Compare mode: initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit											
		set)			are match, ior								
	1001 = Co	1001 = Compare mode: initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set)											
	1010 = Co	mpare mode: ge lects I/O state)	nerate softwa	re interrupt on c	compare match	n (CCPxIF bit is	set, CCPx pin						
	1011 = Co	mpare mode: Sp CPxIF bit is set) ⁽¹		Trigger; reset ti	mer; start A/D	conversion or	n CCPx match						
	11xx = PV	,											
Note 1:	CCPxM3·CCPx	: MO = 1011 will o	nly reset time	r and not start Δ	/D conversion	on CCPx mate	h						

Note 1: CCPxM3:CCPxM0 = 1011 will only reset timer and not start A/D conversion on CCPx match.

15.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

15.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare mode, while Timer2 is available for modules in PWM mode.

TABLE 15-1: CCPx MODE – TIMER RESOURCE

CCPx Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

The assignment of a particular timer to a module is determined by the timer to CCPx enable bits in the T3CON register (Register 14-1). Both modules may be active at any given time and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time. The interactions between the two modules are summarized in Table 15-2.

Depending on the configuration selected, up to four timers may be active at once, with modules in the same configuration (Capture/Compare or PWM) sharing timer resources. The possible configurations are shown in Figure 15-1.

15.1.2 OPEN-DRAIN OUTPUT OPTION

When operating in Output mode (i.e., in Compare or PWM modes), the drivers for the CCPx pins can be optionally configured as open-drain outputs. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor and allows the output to communicate with external circuits without the need for additional level shifters.

The open-drain output option is controlled by the CCP2OD and CCP1OD bits (TRISG<6:5>). Setting the appropriate bit configures the pin for the corresponding module for open-drain operation.

15.1.3 CCP2 PIN ASSIGNMENT

The pin assignment for CCP2 (Capture input, Compare and PWM output) can change, based on device configuration. The CCP2MX Configuration bit determines which pin CCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the Configuration bit is cleared, CCP2 is multiplexed with RE7.

Changing the pin assignment of CCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for CCP2 operation, regardless of where it is located.

T3CCP<2:1> = 00 T3CCP<2:1> = 01 T3CCP<2:1> = 1x TMR1 TMR3 TMR3 TMR1 TMR3 TMR1 CCP1 CCP1 CCP1 CCP2 CCP2 CCP2 TMR2 TMR2 TMR2 Timer1 is used for all Capture Timer1 is used for Capture Timer3 is used for all Capture and Compare operations for and Compare operations for and Compare operations for all CCP modules. Timer2 is CCP1 and Timer 3 is used for all CCP modules. Timer2 is used for PWM operations for CCP2. used for PWM operations for all CCP modules. Modules all CCP modules. Modules Both the modules use Timer2 may share either timer may share either timer as a common time base if they resource as a common time resource as a common time are in PWM modes. base base.

FIGURE 15-1: CCPx AND TIMER INTERCONNECT CONFIGURATIONS

CCP1 Mode	CCP2 Mode	Interaction
Capture	Capture	Each module can use TMR1 or TMR3 as the time base. The time base can be different for each CCP module.
Capture	Compare	CCP2 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Automatic A/D conversions on trigger event can also be done. Operation of CCP1 could be affected if it is using the same timer as a time base.
Compare	Capture	CCP1 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Operation of CCP2 could be affected if it is using the same timer as a time base.
Compare	Compare	Either module can be configured for the Special Event Trigger to reset the time base. Automatic A/D conversions on CCP2 trigger event can be done. Conflicts may occur if both modules are using the same time base.
Capture	PWM	None
Compare	PWM	None
PWM	Capture	None
PWM	Compare	None
PWM	PWM	Both PWMs will have the same frequency and update rate (TMR2 interrupt).

TABLE 15-2: INTERACTIONS BETWEEN CCP1 AND CCP2 FOR TIMER RESOURCES

15.2 Capture Mode

In Capture mode, the CCPR2H:CCPR2L register pair captures the 16-bit value of the TMR1 or TMR3 register when an event occurs on the CCP2 pin (RB3, RC1 or RE7, depending on device configuration). An event is defined as one of the following:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by the mode select bits, CCP2M3:CCP2M0 (CCP2CON<3:0>). When a capture is made, the interrupt request flag bit, CCP2IF (PIR3<2>), is set; it must be cleared in software. If another capture occurs before the value in register CCPR2 is read, the old captured value is overwritten by the new captured value.

15.2.1 CCPx PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note: If RB3/INT3/CCP2, RC1/T1OSI/CCP2 or RE7/CCP2 is configured as an output, a write to the port can cause a capture condition.

15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 15.1.1 "CCP Modules and Timer Resources").

15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP2IE bit (PIE3<2>) clear to avoid false interrupts and should clear the flag bit, CCP2IF, following any such change in operating mode.

15.2.4 CCP PRESCALER

There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCP2M3:CCP2M0). Whenever the CCP2 module is turned off, or the CCP2 module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP2CON	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP2CON	;	Load CCP2CON with
		;	this value




FIGURE 15-2: CAPTURE MODE OPERATION BLOCK DIAGRAM

15.3 Compare Mode

In Compare mode, the 16-bit CCPR2 register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCP2 pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remains unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCP2M3:CCP2M0). At the same time, the interrupt flag bit, CCP2IF, is set.

15.3.1 CCPx PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note: Clearing the CCP2CON register will force the RB3, RC1 or RE7 compare output latch (depending on device configuration) to the default low level. This is not the PORTB, PORTC or PORTE I/O data latch.

15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCPx module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCP2M3:CCP2M0 = 1010), the CCP2 pin is not affected. Only a CCP2 interrupt is generated, if enabled, and the CCP2IE bit is set.

15.3.4 SPECIAL EVENT TRIGGER


Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCP2M3:CCP2M0 = 1011).

For either CCP module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a Programmable Period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

Note: The Special Event Trigger of CCP1 only resets Timer1/Timer3 and cannot start an A/D conversion even when the A/D converter is enabled.

FIGURE 15-3: COMPARE MODE OPERATION BLOCK DIAGRAM



© 2007 Microchip Technology Inc.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
RCON	IPEN	—	CM	RI	TO	PD	POR	BOR	52
PIR3	_	—	RC2IF	TX2IF	—	CCP2IF	CCP1IF	_	53
PIE3	_	—	RC2IE	TX2IE	—	CCP2IE	CCP1IE	_	53
IPR3	—	—	RC2IP	TX2IP	—	CCP2IP	CCP1IP	_	53
PIR2	OSCFIF	CMIF	_		BCLIF	LVDIF	TMR3IF		53
PIE2	OSCFIE	CMIE	—	_	BCLIE	LVDIE	TMR3IE		53
IPR2	OSCFIP	CMIP	_		BCLIP	LVDIP	TMR3IP		53
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	54
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	—	TRISE1	TRISE0	54
TRISG	SPIOD	CCP2OD	CCP10D	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	54
TMR1L	Timer1 Reg	gister Low B	yte						52
TMR1H	Timer1 Reg	gister High E	Byte						52
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	52
TMR3H	Timer3 Reg	gister High E	Byte						53
TMR3L	Timer3 Reg	gister Low B	yte						53
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	53
CCPR1L	Capture/Co	ompare/PWI	M Register	1 Low Byte					54
CCPR1H	Capture/Co	ompare/PWI	M Register	1 High Byte					54
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	54
CCPR2L	Capture/Co	ompare/PWI	M Register 2	2 Low Byte					55
CCPR2H	Capture/Co	ompare/PWI	M Register 2	2 High Byte					55
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	55

TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

15.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCP2 pin produces up to a 10-bit resolution PWM output. Since the CCP2 pin is multiplexed with a PORTB, PORTC or PORTE data latch, the appropriate TRIS bit must be cleared to make the CCP2 pin an output.

Note:	Clearing the CCP2CON register will force the RB3, RC1 or RE7 output latch (depending on device configuration) to the
	default low level. This is not the PORTB, PORTC or PORTE I/O data latch.

Figure 15-4 shows a simplified block diagram of the CCP1 module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 15.4.3** "Setup for PWM Operation".





A PWM output (Figure 15-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 15-5: PWM OUTPUT



15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

EQUATION 15-1:

PWM Period = (PR2) + 1] • 4 • TOSC • (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP2 pin is set (exception: if PWM duty cycle = 0%, the CCP2 pin will not be set)
- The PWM duty cycle is latched from CCPR2L into CCPR2H

Note: The Timer2 postscalers (see Section 13.0 "Timer2 Module") are not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR2L register and to the CCP2CON<5:4> bits. Up to 10-bit resolution is available. The CCPR2L contains the eight MSbs and the CCP2CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR2L:CCP2CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 15-2:

PWM Duty Cycle = (CCPR2L:CCP2CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR2L and CCP2CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR2H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR2H is a read-only register. The CCPR2H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR2H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP2 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 15-3:

PWM Resolution (max) = $\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$ bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP2 pin will not be cleared.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	14	12	10	8	7	6.58

15.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR2L register and CCP2CON<5:4> bits.
- 3. Make the CCP2 pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCP2 module for PWM operation.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
RCON	IPEN	—	CM	RI	TO	PD	POR	BOR	52
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	_	TMR2IF	TMR1IF	53
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	_	TMR2IE	TMR1IE	53
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	—	TMR2IP	TMR1IP	53
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	54
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	_	TRISE1	TRISE0	54
TRISG	SPIOD	CCP2OD	CCP10D	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	54
TMR2	Timer2 Reg	gister							52
PR2	Timer2 Per	iod Register							52
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	52
CCPR1L	Capture/Co	mpare/PWN	Register 1	Low Byte					54
CCPR1H	Capture/Co	mpare/PWN	Register 1	High Byte					54
CCP1CON	—	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	54
CCPR2L	Capture/Compare/PWM Register 2 Low Byte								
CCPR2H	Capture/Co	mpare/PWN	Register 2	High Byte					55
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	55

TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

NOTES:

16.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

16.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with general address call)

The $\mathrm{I}^2\mathrm{C}$ interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

16.2 Control Registers

The MSSP module has three associated control registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual bits differ significantly depending on whether the MSSP module is operated in SPI or I^2C mode.

Additional details are provided under the individual sections.

16.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL


Additionally, a fourth pin may be used when in a Slave mode of operation:

• Slave Select (SS) - RF7/AN5/SS

Figure 16-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 16-1:

MSSP BLOCK DIAGRAM (SPI MODE)



16.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible


SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double-buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 16-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R0	R-0		
SMP	CKE ⁽¹⁾	D/Ā	Р	S	R/W	UA	BF		
bit 7							bit C		
Legend:									
R = Readab	la hit	W - Writabla h	.i+	II – Unimplor	nantad hit rac	nd oo 'O'			
-n = Value a		W = Writable bit '1' = Bit is set		U = Unimplemented bit, rea '0' = Bit is cleared		x = Bit is unknown			
-n = value a	IL POR	I = DILIS SEL			areu	X = DILIS UNK	nown		
bit 7	SMP: Sample	e hit							
	SPI Master mode:								
	1 = Input data sampled at end of data output time								
	0 = Input data sampled at middle of data output time								
	<u>SPI Slave mode:</u> SMP must be cleared when SPI is used in Slave mode.								
			SPI is used in	Slave mode.					
bit 6	CKE: SPI Clock Select bit ⁽¹⁾								
	 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state 								
L H C				to active clock	Slale				
bit 5	D/A: Data/Address bit Used in I ² C™ mode only.								
L:1		" mode only.							
bit 4	P: Stop bit								
h # 0	Used in I^2C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.								
bit 3	S: Start bit								
h # 0	Used in I ² C mode only. R/W: Read/Write Information bit								
bit 2	H/W: Read/Write Information bit Used in I ² C mode only.								
L:1									
bit 1	UA: Update Address bit								
L H 0	Used in I ² C mode only.								
bit 0	BF: Buffer Full Status bit (Receive mode only)								
	1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty								
		•							
Note 1: P	olarity of clock	state is set by the	e CKP bit (SS	SPCON1<4>).					



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WCOL	SSPOV ⁽¹⁾	SSPEN ⁽²⁾	CKP	SSPM3 ⁽³⁾	SSPM2 ⁽³⁾	SSPM1 ⁽³⁾	SSPM0 ⁽³⁾			
bit 7							bit (
Legend:										
R = Read	able bit	W = Writable I	oit	U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 7	WCOL: Write	Collision Deteo	ct bit (Transmit	t mode only)						
	1 = The SSP software) 0 = No collisi	Ū.	written while	it is still transmi	itting the previo	ous word (mus	t be cleared in			
bit 6		SSPOV: Receive Overflow Indicator bit ⁽¹⁾								
DILO	SPOV: Receive Overnow Indicator bits?									
	1 = A new by flow, the	te is received w data in SSPSR even if only tra	is lost. Overfl	UF register is st ow can only oc a, to avoid settin	cur in Slave m	ode. The user	must read th			
bit 5			s Sarial Port F	nable hit(2)						
bit 5	1 = Enables s	SSPEN: Master Synchronous Serial Port Enable bit ⁽²⁾ 1 = Enables serial port and configures SCK, SDO, SDI and \overline{SS} as serial port pins 0 = Disables serial port and configures these pins as I/O port pins								
bit 4		CKP: Clock Polarity Select bit								
2.1.1	1 = Idle state	1 = Idle state for clock is a high level								
		for clock is a lo								
bit 3-0	SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits ⁽³⁾									
	0101 = SPI Slave mode, clock = SCK pin, \overline{SS} pin control disabled, \overline{SS} can be used as I/O pin									
	0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2									
	0010 = SPI Master mode, clock = Fosc/64									
	0001 = SPI Master mode, clock = Fosc/16									
	0000 = SPI N	laster mode, clo	pck = Fosc/4							
Note 1:	In Master mode, t writing to the SSF		is not set, sind	ce each new red	ception (and tra	ansmission) is i	nitiated by			
	whiling to the SSI	BUF register.								

REGISTER 16-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

When enabled, this pin must be properly configured as an input or output.
 Bit combinations not specifically listed here are either reserved or implemented in l²C[™] mode only.

16.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>), and the MSSP Interrupt Flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception

before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the Write Collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 16-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the SSPSTAT register indicates the various status conditions.

EXAMPLE 16-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS BRA	SSPSTAT, BF LOOP	;Has data been received (transmit complete)? ;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

16.3.3 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISF<7> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

16.3.4 OPEN-DRAIN OUTPUT OPTION

The drivers for the SDO output and SCK clock pins can be optionally configured as open-drain outputs. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor, and allows the output to communicate with external circuits without the need for additional level shifters.


The open-drain output option is controlled by the SPIOD bit (TRISG<7>). Setting the bit configures both pins for open-drain operation.

16.3.5 TYPICAL CONNECTION

Figure 16-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

FIGURE 16-2: SPI MASTER/SLAVE CONNECTION



16.3.6 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 16-2) will broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This, then, would give waveforms for SPI communication as shown in Figure 16-3, Figure 16-5 and Figure 16-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 16-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

FIGURE 16-3: SPI MODE WAVEFORM (MASTER MODE)



16.3.7 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit (SSPCON1<4>).

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

16.3.8 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is


driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - **2:** If the SPI is used in Slave mode with CKE set, then the \overline{SS} pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 16-4: SLAVE SYNCHRONIZATION WAVEFORM



© 2007 Microchip Technology Inc.

FIGURE 16-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)





FIGURE 16-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



16.3.9 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTRC source. See **Section 2.3 "Clock Sources and Oscillator Switching**" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set, and if enabled, will wake the device.

16.3.10 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

16.3.11 BUS MODE COMPATIBILITY

Table 16-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 16-1: SPI BUS MODES

Standard SPI Mode	Control Bits State			
Terminology	СКР	CKE		
0, 0	0	1		
0, 1	0	0		
1, 0	1	1		
1, 1	1	0		

There is also an SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	_	TMR2IF	TMR1IF	53
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	53
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	—	TMR2IP	TMR1IP	53
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	54
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	—	54
TRISG	SPIOD	CCP2OD	CCP10D	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	54
SSPBUF	JF MSSP Receive Buffer/Transmit Register							52	
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	52
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	52

TABLE 16-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in SPI mode.

© 2007 Microchip Technology Inc.

16.4 I^2C Mode


The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial Clock (SCL) RC3/SCK/SCL
- Serial Data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs by setting the TRISC<4:3> bits.

FIGURE 16-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



16.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in l^2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

Many of the bits in SSPCON2 assume different functions, depending on whether the module is operating in Master or Slave mode; bits <5:2> also assume different names in Slave mode. The different aspects of SSPCON2 are shown in Register 16-5 (for Master mode) and Register 16-6 (Slave mode).

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the MSSP is configured in I^2C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double-buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R0	R-0
SMP	CKE	D/A	P ⁽¹⁾	S ⁽¹⁾	R/W	UA	BF
oit 7							bit (
_egend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 7	SMP: Slew F	Rate Control bit					
		Slave mode:					
		te control disable te control enable				1 MHz)	
bit 6	CKE: SMBu		ou loi r light op		((1 <i>2</i>)		
		Slave mode:					
		SMBus specific i					
bit 5	0 = Disable contracts D/A : Data/A	SMBus specific	inputs				
DIL D	In Master me						
	Reserved.	<u>oue.</u>					
	In Slave mo	de:					
		s that the last by					
L:1 4		s that the last by	te received or	transmitted wa	s address		
bit 4	P: Stop bit ⁽¹⁾ 1 = Indicates that a Stop bit has been detected last						
		was not detected					
bit 3	S: Start bit ⁽¹⁾)					
		s that a Start bit		cted last			
h :+ 0	_	was not detecte					
bit 2	In Slave mod	Write Informatior	n dit (I-C mode	e only)			
	1 = Read	<u></u>					
	0 = Write						
	In Master mo						
		t is in progress t is not in progre	SS				
bit 1		Address bit (10-		e only)			
		s that the user n			the SSPADD	register	
	0 = Address	does not need t	o be updated				
bit 0	BF: Buffer F						
	<u>In Transmit r</u> 1 = SSPBUF						
	0 = SSPBUF						
	In Receive n	node:					
		is full (does no is empty (does)					
Note 1:	This bit is cleare	d on Reset and	when SSPEN	is cleared.			
2:	This bit holds the address match t	e R/ W bit inform	ation following	the last addres	ss match. This	bit is only valid f	rom the
•					diaata if tha M	CCD is in Astiva	una a al a

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WCOL	SSPOV	SSPEN ⁽¹⁾	CKP	SSPM3	SSPM2	SSPM1	SSPM0			
bit 7				•			bit C			
Legend:										
R = Readabl	e bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7		Collision Detec	ct bit							
	In Master Tra	insmit mode: to the SSPBUF	register was	ottomated wh	vila the l^2 C as	nditiona wara	act valid for v			
		sion to be starte				nullions were i	iot valiu ioi a			
	0 = No collis				,					
	In Slave Tran	smit mode:								
		BUF register is	written while	it is still transm	nitting the previous	ous word (mus	t be cleared in			
	software 0 = No collis	,								
		ode (Master or	Slave modes)							
	This is a "don		<u>olavo modooj</u>	<u>-</u>						
bit 6	SSPOV: Receive Overflow Indicator bit									
	In Receive mode:									
	1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in									
	software 0 = No overf	,								
	In Transmit m									
		i't care" bit in Tr	ansmit mode.							
bit 5	SSPEN: Mas	ter Synchronou	s Serial Port E	Enable bit ⁽¹⁾						
		he serial port a				serial port pins				
		serial port and o	-	se pins as I/O p	port pins					
bit 4		elease Control I	Dit							
	In Slave mode: 1 = Release clock									
	1 = Helease clock 0 = Holds clock low (clock stretch), used to ensure data setup time									
	In Master mo	•			·					
	Unused in thi	s mode.								
bit 3-0		M0: Synchrono								
		lave mode, 10-l								
		lave mode, 7-bi				enabled				
		irmware Contro laster mode, clo								
		lave mode, 10-l			//					
		lave mode, 7-bi								
		ons not specific								

REGISTER 16-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C[™] MODE)

Note 1: When enabled, the SDA and SCL pins must be configured as inputs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	ented bit. rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 7	GCEN: Gene	ral Call Enable	bit				
	Unused in Ma	aster mode.					
bit 6	ACKSTAT: A	cknowledge Sta	atus bit (Master	Transmit mode	e only)		
		edge was not re edge was receiv		ave			
bit 5	ACKDT: Ackr	nowledge Data	bit (Master Red	ceive mode only	y) ⁽¹⁾		
	1 = Not Ackne	owledge					
	0 = Acknowle	0					
bit 4		nowledge Sequ					
	cleared b	cknowledge se by hardware. edge sequence		A and SCL pins	and transmit	ACKDT data bit.	Automatical
bit 3		ive Enable bit (I		e mode only) ⁽²⁾			
		Receive mode f	-	,			
bit 2	PEN: Stop Co	ondition Enable	bit ⁽²⁾				
	1 = Initiate St 0 = Stop cond	op condition on dition Idle	SDA and SCL	. pins. Automati	cally cleared	by hardware.	
bit 1	RSEN: Repea	ated Start Cond	lition Enable bi	t(2)			
		epeated Start o d Start condition		A and SCL pin	s. Automatica	ally cleared by ha	ardware.
bit 0	SEN: Start Co	ondition Enable	bit ⁽²⁾				
	1 = Initiate St 0 = Start cond	art condition on dition Idle	SDA and SCL	. pins. Automati	cally cleared	by hardware.	
Note 1: \	/alue that will be	transmitted wh	en the user init	iates an Ackno	wledge seque	ence at the end o	of a receive.
					\ I.I. ^		/

REGISTER 16-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] MASTER MODE)

2: If the I²C module is active, these bits may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

REGISTER	10-0: 33FC	ON2: MSSP			IC SLAVE		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ADMSK5	ADMSK4	ADMSK3	ADMSK2	ADMSK1	SEN ⁽¹⁾
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	GCEN: Gener	ral Call Enable	bit				
		terrupt when a all address dis	•	ldress (0000h)	is received in th	ne SSPSR	
bit 6	ACKSTAT: Ad	cknowledge Sta	atus bit				
	Unused in Sla	ive mode.					
bit 5-2	ADMSK5:AD	MSK2: Slave A	Address Mask	Select bits			
	0	of correspondin	0				
	0 = Masking o	of correspondin	g bits of SSPA	DD disabled			
bit 1	ADMSK1: Slave Address Least Significant bit(s) Mask Select bit						
	In 7-Bit Addre						
	0	of SSPADD<1>					
	0 = Masking of SSPADD<1> only disabled						
	In 10-Bit Address mode: 1 = Masking of SSPADD<1:0> enabled						
		of SSPADD<1:					
bit 0	SEN: Stretch						
	1 = Clock stre 0 = Clock stre			ve transmit and	slave receive	(stretch enable	d)

REGISTER 16-6: SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] SLAVE MODE)

Note 1: If the I²C module is active, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

16.4.2 OPERATION

The MSSP module functions are enabled by setting the MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode,
- $clock = (Fosc/4) \times (SSPADD + 1)$
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

16.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an exact address match. In addition, address masking will also allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this $\overline{\text{ACK}}$ pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The MSSP Overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but the SSPIF bit is set. The BF bit is cleared by reading the SSPBUF register, while the SSPOV bit is cleared through software. The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

16.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An $\overline{\text{ACK}}$ pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPIF, is set (and the interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit addressing is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (SSPIF, BF and UA bits are set).
- Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear UA bit.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (SSPIF and BF bits are set).
- 9. Read the SSPBUF register (clears BF bit) and clear flag bit, SSPIF.

16.4.3.2 Address Masking

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which makes it possible to Acknowledge up to 31 addresses in 7-Bit Addressing mode and up to 63 addresses in 10-Bit Addressing mode (see Example 16-2).

The I²C Slave behaves the same way, whether address masking is used or not. However, when address masking is used, the I²C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking SSPBUF.

In 7-Bit Addressing mode, Address Mask bits, ADMSK<5:1> (SSPCON2<5:1>), mask the corresponding address bits in the SSPADD register. For any ADMSK bits that are set (ADMSK<n> = 1), the corresponding address bit is ignored (SSPADD<n> = x). For the module

to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

In 10-Bit Addressing mode, ADMSK<5:2> bits mask the corresponding address bits in the SSPADD register. In addition, ADMSK1 simultaneously masks the two LSbs of the address (SSPADD<1:0>). For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (SSPADD<n> = x). Also note that although in 10-Bit Addressing mode, the upper address bits reuse part of the SSPADD register bits, the address mask bits do not interact with those bits. They only affect the lower address bits.

Note 1: ADMSK1 masks the two Least Significant bits of the address.

 The two Most Significant bits of the address are not affected by address masking.

EXAMPLE 16-2: ADDRESS MASKING EXAMPLES

7-Bit Addressing: SSPADD<7:1> = A0h (101000) (SSPADD<0> is assumed to be '0') ADMSK<5:1> = 00111 Addresses Acknowledged: A0h, A2h, A4h, A6h, A8h, AAh, ACh, AEh 10-Bit Addressing: SSPADD<7:0> = A0h (1010000) (the two MSbs of the address are ignored in this example, since they are not affected by masking) ADMSK<5:1> = 00111 Addresses Acknowledged: A0h, A1h, A2h, A3h, A4h, A5h, A6h, A7h, A8h, A9h, AAh, ABh, ACh, ADh, AEh, AFh

16.4.3.3 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit, BF (SSPSTAT<0>), is set or bit, SSPOV (SSPCON1<6>), is set.

An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPIF, must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON2<0> = 1), SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPCON1<4>). See **Section 16.4.4** "**Clock Stretching**" for more details.


16.4.3.4 Transmission


When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3 is held low, regardless of SEN (see **Section 16.4.4 "Clock Stretching"** for more details). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then, pin RC3 should be enabled by setting bit, CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 16-10).


The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not \overline{ACK}), then the data transfer is complete. In this case, when the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3 must be enabled by setting bit, CKP.


An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.














16.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

16.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode when the BF bit is set, on the falling edge of the ninth clock at the end of the ACK sequence, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP bit being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 16-15).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

16.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but the CKP bit is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note:	If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by read- ing the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.
-------	--

16.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 16-10).

Note 1:	If the user loads the contents of SSPBUF,
	setting the BF bit before the falling edge of
	the ninth clock, the CKP bit will not be
	cleared and clock stretching will not occur.

2: The CKP bit can be set in software regardless of the state of the BF bit.

16.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode

In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 16-13).

16.4.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCL output is forced to '0'. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has

already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the l^2 C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 16-14).






FIGURE 16-14: CLOCK SYNCHRONIZATION TIMING





16.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-Bit Addressing mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 16-17).

FIGURE 16-17: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESSING MODE)



16.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPIF, to be set (and MSSP interrupt, if enabled):

- Start Condition
- Stop Condition
- Data Transfer Byte Transmitted/Received
- Acknowledge Transmit
- Repeated Start



© 2007 Microchip Technology Inc.

16.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 16.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

16.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 16-19). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by \overline{ACK}), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 16-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

16.4.7.1 Baud Rate Generation in Power-Managed Modes

When the device is operating in one of the power-managed modes, the clock source to the BRG may change frequency, or even stop, depending on the mode and clock source selected. Switching to a Run or Idle mode from either the secondary clock or internal oscillator is likely to change the clock rate to the BRG. In Sleep mode, the BRG will not be clocked at all.

FIGURE 16-19: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 16-3: I²C[™] CLOCK RATE w/BRG


Fcy	Fcy * 2	BRG Value	FSCL (2 Rollovers of BRG)
10 MHz	20 MHz	18h	400 kHz ⁽¹⁾
10 MHz	20 MHz	1Fh 312.5 kHz	
10 MHz	20 MHz	63h	100 kHz
4 MHz	8 MHz	09h	400 kHz ⁽¹⁾
4 MHz	8 MHz	0Ch	308 kHz
4 MHz	8 MHz	27h	100 kHz
1 MHz	2 MHz	02h	333 kHz ⁽¹⁾
1 MHz	2 MHz	09h	100 kHz
1 MHz	2 MHz	00h	1 MHz ⁽¹⁾

Note 1: The I²C[™] interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

16.4.7.2 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 16-20).

FIGURE 16-20: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



16.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware. The Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.


Note: If, at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs. The Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

16.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.

FIGURE 16-21: FIRST START BIT TIMING



16.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<6:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

Note 1:	If RSEN is programmed while any other
	event is in progress, it will not take effect.

- **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-Bit Addressing mode or the default first address in 10-Bit Addressing mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-Bit Addressing mode) or eight bits of data (7-Bit Addressing mode).

16.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

S bit set by hardware SDA = 1, At completion of Start bit, SCL = 1hardware clears RSEN bit Write to SSPCON2 occurs here: SDA = 1, and sets SSPIF SCL (no change) -TBRG TBRG -SDA 1st bit RSEN bit set by hardware on falling edge of ninth clock, Write to SSPBUF occurs here end of Xmit TBRG → SCL L - 1 +TBRG→ Sr = Repeated Start

FIGURE 16-22: REPEATED START CONDITION WAVEFORM

16.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an \overline{ACK} bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared; if not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 16-23).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF bit is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

16.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

16.4.10.2 WCOL Status Flag

If the user writes to the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur) after 2 TcY after the SSPBUF write. If SSPBUF is rewritten within 2 TcY, the WCOL bit is set and SSPBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL is clear after each write to SSPBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software.

16.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

16.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting, and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>).

16.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

16.4.11.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.


16.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

^{© 2007} Microchip Technology Inc.

FIGURE 16-23: I²C[™] MASTER MODE WAVEFORM (TRANSMISSION,





16.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Sequence Enable bit. ACKEN Acknowledge (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 16-25).

16.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

16.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 16-26).

16.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





FIGURE 16-25: ACKNOWLEDGE SEQUENCE WAVEFORM

FIGURE 16-26: STOP CONDITION RECEIVE OR TRANSMIT MODE



16.4.14 SLEEP OPERATION

While in Sleep mode, the I²C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

16.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

16.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

16.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high, and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I^2C port to its Idle state (Figure 16-27).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the l^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 16-27: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



© 2007 Microchip Technology Inc.

16.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 16-28).
- b) SCL is sampled low before SDA is asserted low (Figure 16-29).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:


- the Start condition is aborted;
- · the BCLIF flag is set; and
- the MSSP module is reset to its Idle state (Figure 16-28).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 16-30). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0. If the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

FIGURE 16-28: BUS COLLISION DURING START CONDITION (SDA ONLY)







FIGURE 16-30: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



16.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.


When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', see Figure 16-31). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 16-32).

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 16-31: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







16.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 16-33). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 16-34).







FIGURE 16-34: BUS COLLISION DURING A STOP CONDITION (CASE 2)



© 2007 Microchip Technology Inc.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	—	TMR2IF	TMR1IF	53
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	53
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	—	TMR2IP	TMR1IP	53
PIR2	OSCFIF	CMIF	—	—	BCLIF	LVDIF	TMR3IF	—	53
PIE2	OSCFIE	CMIE	_	_	BCLIE	LVDIE	TMR3IE	_	53
IPR2	OSCFIP	CMIP	_		BCLIP	LVDIP	TMR3IP		53
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	54
SSPBUF	MSSP Rec	eive Buffer/T	ransmit Reg	jister					52
SSPADD	MSSP Addr	ess Register	(I ² C [™] Slave	mode), MSS	SP Baud Rate	e Reload Reg	gister (I ² C Ma	aster mode)	52
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	52
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	52
	GCEN	ACKSTAT	ADMSK5(1)	ADMSK4(1)	ADMSK3(1)	ADMSK2(1)	ADMSK1 ⁽¹⁾	SEN	
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	52

TABLE 16-4: REGISTERS ASSOCIATED WITH I²C[™] OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I^2C^{TM} mode.

Note 1: Alternate bit definitions for use in I²C Slave mode operations only.

17.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

PIC18F85J11 family devices have three serial I/O modules: the MSSP module, discussed in the previous chapter and two Universal Synchronous Asynchronous Receiver Transmitter (USART) modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex, asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex, synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

There are two distinct implementations of the USART module in these devices: the Enhanced USART (EUSART) discussed here and the Addressable USART discussed in the next chapter. For this device family, USART1 always refers to the EUSART, while USART2 is always the AUSART.

The EUSART and AUSART modules implement the same core features for serial communications; their basic operation is essentially the same. The EUSART module provides additional features, including Automatic Baud Rate Detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These features make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full-duplex) with:
 - Auto-wake-up on character reception
 - Auto-baud calibration
 - 12-bit Break character transmission
- Synchronous Master (half-duplex) with selectable clock polarity
- Synchronous Slave (half-duplex) with selectable clock polarity

The pins of the EUSART are multiplexed with the functions of PORTC (RC6/TX1/CK1 and RC7/RX1/DT1). In order to configure these pins as a EUSART:

- bit SPEN (RCSTA1<7>) must be set (= 1)
- bit TRISC<7> must be set (= 1)
- bit TRISC<6> must be set (= 1)
 - Note: The EUSART control will automatically reconfigure the pin from input to output as needed.

The driver for the TX1 output pin can also be optionally configured as an open-drain output. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor, and allows the output to communicate with external circuits without the need for additional level shifters.

The open-drain output option is controlled by the U1OD bit (LATG<6>). Setting the bit configures the pin for open-drain operation.

17.1 Control Registers

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control Register 1 (TXSTA1)
- Receive Status and Control Register 1 (RCSTA1)
- Baud Rate Control Register 1 (BAUDCON1)

The registers are described in Register 17-1, Register 17-2 and Register 17-3.

REGISTE	R 17-1: TXST	A1: EUSART	TRANSMIT	STATUS ANI	D CONTROI	REGISTER	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit
Logondi							
Legend: R = Reada	able bit	W = Writable	hit	U = Unimplen	nented hit rea	ad as 'O'	
-n = Value		'1' = Bit is set		'0' = Bit is clea		x = Bit is unki	nwn
					urcu		IOWIT
bit 7	CSRC: Clock	Source Select	bit				
	<u>Asynchronou</u> Don't care.	<u>s mode:</u>					
		<u>mode:</u> ode (clock gen de (clock from					
bit 6	TX9: 9-Bit Tra	ansmit Enable	oit				
		9-bit transmissi					
L		3-bit transmissi					
bit 5	1 = Transmit	mit Enable bit ⁽¹	,				
	0 = Transmit						
bit 4	SYNC: AUSA	ART Mode Sele	ct bit				
	1 = Synchron						
	0 = Asynchro						
bit 3		d Break Chara	cter bit				
	Asynchronou		xt transmissio	on (cleared by ha	ardware unon	completion)	
		eak transmissio		in (cleared by he		completion	
	Synchronous	mode:					
	Don't care.						
bit 2	-	Baud Rate Sel	ect bit				
	<u>Asynchronou</u> 1 = High spe						
	0 = Low spectrum						
	Synchronous						
	Unused in thi	s mode.					
bit 1		mit Shift Regist	er Status bit				
	1 = TSR emp 0 = TSR full	pty					
bit 0	TX9D: 9th Bit	t of Transmit Da	ata				
	Can be addre	ess/data bit or a	parity bit.				
Note 1.	SBEN/CBEN ove	errides TXEN in	Svnc mode				

D 17 1 _ ~ . - - - - -

Note 1: SREN/CREN overrides TXEN in Sync mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 7	1 = Serial p	al Port Enable bi ort enabled (cor ort disabled (hel	figures RX1/E	DT1 and TX1/C	K1 pins as ser	ial port pins)	
bit 6		Receive Enable b					
		9-bit reception 8-bit reception					
bit 5	SREN: Sing	le Receive Enat	ole bit				
	<u>Asynchrono</u> Don't care.	<u>us mode</u> :					
	1 = Enables 0 = Disable	<u>s mode – Maste</u> s single receive s single receive eared after recej		ete			
		s mode – Slave:	-				
bit 4	CREN: Cont	tinuous Receive	Enable bit				
	Asynchrono 1 = Enables 0 = Disable	s receiver					
		<u>s mode:</u> s continuous rec s continuous rec		ole bit CREN is	cleared (CREI	N overrides SRE	EN)
bit 3	ADDEN: Ad	dress Detect En	able bit				
	1 = Enables 0 = Disable	<u>us mode 9-bit (F</u> s address detect s address detec us mode 9-bit (F	ion, enables in tion, all bytes				
bit 2	1 = Framing	ning Error bit g error (can be u	pdated by rea	Iding RCREG1	register and re	eceiving next val	id byte)
bit 1	0 = No fram	rrun Error bit					
		n error (can be c	leared by clea	ring bit CREN)			
bit 0		Bit of Received D	ata				
	This can be	address/data bit	or a parity bit	and must be c	alculated by us	ser firmware.	

REGISTER 17-2: RCSTA1: EUSART RECEIVE STATUS AND CONTROL REGISTER

© 2007 Microchip Technology Inc.

R/W-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCMT		SCKP	BRG16	—	WUE	ABDEN
bit 7							bit
Legend:							
R = Readab		W = Writable		U = Unimplem			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkı	nown
bit 7	ABDOVF: A	uto-Baud Acqui	sition Rollover	Status bit			
				uto-Baud Rate	Detect mode	(must be cleare	d in software)
bit 6		a rollover has oc					
		eive Operation lo operation is Idl					
		operation is ac					
bit 5	Unimpleme	nted: Read as '	0'				
bit 4	SCKP: Sync	hronous Clock	Polarity Select	bit			
	<u>Asynchronou</u> Unused in th						
		<u>s mode:</u> e for clock (CK1 e for clock (CK1					
bit 3	BRG16: 16-	Bit Baud Rate F	Register Enable	e bit			
		aud Rate Gener ud Rate Genera				BRGH1 value i	gnored
bit 2	Unimpleme	nted: Read as '	0'				
bit 1	WUE: Wake	-up Enable bit					
	hardwai	T will continue t re on following r not monitored o s mode:	ising edge		upt generated	l on falling edge	e; bit cleared in
bit 0	ABDEN: Aut	to-Baud Detect	Enable bit				
	cleared		on completion.		er. Requires r	eception of a Sy	ync field (55h
	<u>Synchronou</u> Unused in th						

17.2 EUSART Baud Rate Generator (BRG)

The BRG is a dedicated, 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON1<3>) selects 16-bit mode.

The SPBRGH1:SPBRG1 register pair controls the period of a free-running timer. In Asynchronous mode, BRGH (TXSTA1<2>) and BRG16 (BAUDCON1<3>) bits also control the baud rate. In Synchronous mode, BRGH is ignored. Table 17-1 shows the formula for computation of the baud rate for different EUSART modes that only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGH1:SPBRG1 registers can be calculated using the formulas in Table 17-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 17-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 17-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH1:SPBRG1 registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

17.2.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG1 register pair.

17.2.2 SAMPLING

The data on the RX1 pin is sampled three times by a majority detect circuit to determine if a high or low level is present at the RX1 pin.

Co	onfiguration B	its		Boud Data Farmula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula		
0	0	0	8-Bit/Asynchronous	Fosc/[64 (n + 1)]		
0	0	1	8-Bit/Asynchronous	$F_{000}/[16(n+1)]$		
0	1	0	16-Bit/Asynchronous	Fosc/[16 (n + 1)]		
0	1	1	16-Bit/Asynchronous			
1	0	x	8-Bit/Synchronous	Fosc/[4 (n + 1)]		
1	1	x	16-Bit/Synchronous			

TABLE 17-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = Value of SPBRGH1:SPBRG1 register pair

EXAMPLE 17-1: CALCULATING BAUD RATE ERROR

	of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: = Fosc/(64 ([SPBRGH1:SPBRG1] + 1))
Solving for SPBRGH1:	SPBRG1:
X =	= ((FOSC/Desired Baud Rate)/64) – 1
=	= ((1600000/9600)/64) - 1
=	= [25.042] = 25
Calculated Baud Rate =	= 16000000/(64 (25 + 1))
=	= 9615
Error	= (Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate
=	= (9615 - 9600)/9600 = 0.16%

TABLE 17-2: REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
BAUDCON1	ABDOVF	RCMT — SCKP BRG16 — WUE ABDEN						54	
SPBRGH1	EUSART Baud Rate Generator Register High Byte								54
SPBRG1	EUSART E	EUSART Baud Rate Generator Register Low Byte 5							53

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

TABLE 17-3: BAUD RATES FOR ASYNCHRONOUS MODES

		SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD RATE	Fosc	= 40.000) MHz	Fosc	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	
0.3	—			_			_			_		_	
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103	
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51	
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12	
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	—	—	—	
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	—	
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	_	—	—	

			S	YNC = 0, E	BRGH = 0	, BRG16 =	0		
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz
RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12
2.4	2.404	0.16	25	2.403	-0.16	12	—	—	—
9.6	8.929	-6.99	6	—	—	—	—	—	—
19.2	20.833	8.51	2	—	_	—	_	_	—
57.6	62.500	8.51	0	—	—	—	—	—	—
115.2	62.500	-45.75	0	—	_	—	_	_	_

		SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD	Fosc	= 40.000) MHz	Fosc	= 20.000) MHz	Fosc	= 10.000) MHz	Fos	Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	
0.3	—	_	_	_	_	_	_	_	_	_	_	_	
1.2	—	_	—	—	_	—	—	_	—	—	—	—	
2.4	—	—	—	—	—	—	2.441	1.73	255	2.403	-0.16	207	
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	—	—	

			S	YNC = 0, E	/NC = 0, BRGH = 1, BRG16 = 0								
BAUD	Fost	Fosc = 4.000 MHz			c = 2.000	MHz	Fos	c = 1.000	MHz				
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)				
0.3	—	_	_	_	_	_	0.300	-0.16	207				
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51				
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25				
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	—				
19.2	19.231	0.16	12	_	_	—	_	_	—				
57.6	62.500	8.51	3	—	—	—	—	_	_				
115.2	125.000	8.51	1	—	—	_	—	_	—				

TABLE 17-3: B/	AUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)
----------------	--

		SYNC = 0, BRGH = 0, BRG16 = 1										
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	—	—

			S	YNC = 0, E	BRGH = 0	, BRG16 =	1									
BAUD RATE	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz									
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)							
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207							
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51							
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25							
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_							
19.2	19.231	0.16	12	—	_	_	—	_	_							
57.6	62.500	8.51	3	—	_	_	_	_	_							
115.2	125.000	8.51	1	_	_	_	_	_	_							

				SYNC = 0	, BRGH =	= 1, BRG16	= 1 or SY	'NC = 1,	BRG16 = 1			
BAUD RATE	FOSC = 40.000 MHz			Fosc = 20.000 MHz Fosc = 10.000 MHz				Fosc = 8.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16

		SYN	IC = 0, BR(GH = 1, BF	RG16 = 1	or SYNC =	C = 1, BRG16 = 1									
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz									
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)							
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832							
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207							
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103							
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25							
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12							
57.6	58.824	2.12	16	55.555	3.55	8	—	—	—							
115.2	111.111	-3.55	8	_		_	_	_	—							

© 2007 Microchip Technology Inc.

17.2.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 17-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX1 signal, the RX1 signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value, 55h (ASCII "U", which is also the LIN bus Sync character), in order to calculate the proper bit rate. The measurement is taken over both a low and high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG1 begins counting up, using the preselected clock source on the first rising edge of RX1. After eight bits on the RX1 pin, or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH1:SPBRG1 register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCON1<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 17-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG1 and SPBRGH1 will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH1 register. Refer to Table 17-4 for counter clock rates to the BRG. While the ABD sequence takes place, the EUSART state machine is held in Idle. The RC1IF interrupt is set once the fifth rising edge on RX1 is detected. The value in the RCREG1 needs to be read to clear the RC1IF interrupt. The contents of RCREG1 should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

TABLE 17-4: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32


Note: During the ABD sequence, SPBRG1 and SPBRGH1 are both used as a 16-bit counter, independent of the BRG16 setting.

17.2.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREG1 cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.

BRG Value	XXXXh	0000h 001Ch 001Ch
RX1 pin		Edge #1 Edge #2 Edge #3 Edge #4 Edge #5 Start bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 Stop bit
BRG Clock		
ABDEN bit	Set by User	Auto-Cleared
RC1IF bit (Interrupt)		
Read RCREG1		
SPBRG1		XXXXh / 1Ch
SPBRGH1		XXXXh X00h

FIGURE 17-2: BRG OVERFLOW SEQUENCE



17.3 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA1<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip, dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTA1<2> and BAUDCON1<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- · Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection

17.3.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 17-3. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG1. The TXREG1 register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG1 register (if available). Once the TXREG1 register transfers the data to the TSR register (occurs in one TcY), the TXREG1 register is empty and the TX1IF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TX1IE (PIE1<4>). TX1IF will be set regardless of the state of TX1IE; it cannot be cleared in software. TX1IF is also not cleared immediately upon loading TXREG1, but becomes valid in the second instruction cycle following the load instruction. Polling TX1IF immediately following a load of TXREG1 will return invalid results.


While TX1IF indicates the status of the TXREG1 register, another bit, TRMT (TXSTA1<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1:	The TSR register is not mapped in data memory so it is not available to the user.									
2:	Flag bit, TX1IF, is set when enable bit, TXEN, is set.									

To set up an Asynchronous Transmission:


- 1. Initialize the SPBRGH1:SPBRG1 registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, TX1IE.
- 4. If 9-bit transmission is desired, set transmit bit, TX9; can be used as address/data bit.
- 5. Enable the transmission by setting bit, TXEN, which will also set bit, TX1IF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREG1 register (starts transmission).
- 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 17-3: EUSART TRANSMIT BLOCK DIAGRAM









REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION TABLE 17-5:

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	—	TMR2IF	TMR1IF	53	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	53	
IPR1	PSPIP ADIP RC1IP TX1IP SSPIP — TMR2IP TMR1IP									
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53	
TXREG1	EUSART T	ransmit Reg	ister						53	
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53	
BAUDCON1	ABDOVF	RCMT	_	SCKP	BRG16	—	WUE	ABDEN	54	
SPBRGH1	EUSART Baud Rate Generator Register High Byte									
SPBRG1	EUSART B	aud Rate G	enerator Re	gister Low	Byte				53	
LATG	U2OD	U10D		LATG4	LATG3	LATG2	LATG1	LATG0	54	

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

^{© 2007} Microchip Technology Inc.

17.3.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 17-6. The data is received on the RX1 pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at FOSC. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRGH1:SPBRG1 registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, RC1IE.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. Enable the reception by setting bit, CREN.
- Flag bit, RC1IF, will be set when reception is complete and an interrupt will be generated if enable bit, RC1IE, was set.
- 7. Read the RCSTA1 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG1 register.
- 9. If any error occurred, clear the error by clearing enable bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

17.3.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGH1:SPBRG1 registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If interrupts are required, set the RCEN bit and select the desired priority level with the RC1IP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- The RC1IF bit will be set when reception is complete. The interrupt will be Acknowledged if the RC1IE and GIE bits are set.
- 8. Read the RCSTA1 register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG1 to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.




FIGURE 17-6: EUSART RECEIVE BLOCK DIAGRAM

RX1 (pin)	Start bit bit 0 bit 1 5 bit 7/8 Stop bit bit 0 5 bit 7/8 Stop bit 5 bit 7/8 Stop bit 5 bit 7/8 Stop bit 5 bit 7/8 bit 5 bit 7/8
Rcv Shift Reg Rcv Buffer Reg	
RCREG1 Read Rcv Buffer Reg	
RC1IF (Interrupt Flag)	
OERR bit	<u></u>
CREN bit	<u>````````````````````````````````</u>

TABLE 17-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	—	TMR2IF	TMR1IF	53	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	53	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	—	TMR2IP	TMR1IP	53	
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53	
RCREG1	EUSART F	Receive Regi	ster						53	
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53	
BAUDCON1	ABDOVF	RCMT	_	SCKP	BRG16	—	WUE	ABDEN	54	
SPBRGH1	EUSART E	EUSART Baud Rate Generator Register High Byte								
SPBRG1	EUSART E	Baud Rate G	enerator Re	gister Low	Byte				53	

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

17.3.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX1/DT1 line, while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX1/DT1 is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX1/DT1 line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RC1IF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 17-8), and asynchronously, if the device is in Sleep mode (Figure 17-9). The interrupt condition is cleared by reading the RCREG1 register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RX1 line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

17.3.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX1/DT1, information with any state changes before the Stop bit may signal a false

End-of-Character (EOC) and cause data or framing errors. Therefore, to work properly, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

17.3.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RC1IF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RC1IF bit. The WUE bit is cleared after this when a rising edge is seen on RX1/DT1. The interrupt condition is then cleared by reading the RCREG1 register. Ordinarily, the data in RCREG1 will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RC1IF flag is set should not be used as an indicator of the integrity of the data in RCREG1. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCMT bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.





FIGURE 17-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION

FIGURE 17-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



17.3.5 BREAK CHARACTER SEQUENCE

The Enhanced USART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA1<3> and TXSTA1<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG1 will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG1 for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 17-10 for the timing of the Break character sequence.

17.3.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG1 with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG1 to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG1 becomes empty, as indicated by the TX1IF, the next data byte can be written to TXREG1.

17.3.6 RECEIVING A BREAK CHARACTER


The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 17.3.4 "Auto-Wake-up on Sync Break Character**". By enabling this feature, the EUSART will sample the next two transitions on RX1/DT1, cause an RC1IF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABDEN bit once the TX1IF interrupt is observed.

FIGURE 17-10: SEND BREAK CHARACTER SEQUENCE



17.4 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA1<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTA1<4>). In addition, enable bit, SPEN (RCSTA1<7>), is set in order to configure the TX1 and RX1 pins to CK1 (clock) and DT1 (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK1 line. Clock polarity is selected with the SCKP bit (BAUDCON1<4>). Setting SCKP sets the Idle state on CK1 as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

17.4.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 17-3. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG1. The TXREG1 register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG1 (if available).

Once the TXREG1 register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG1 is empty and the TX1IF flag bit (PIR1<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TX1IE (PIE1<4>). TX1IF is set regardless of the state of enable bit, TX1IE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG1 register.

While flag bit TX1IF indicates the status of the TXREG1 register, another bit, TRMT (TXSTA1<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRGH1:SPBRG1 registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit, TX1IE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG1 register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 17-11: SYNCHRONOUS TRANSMISSION

FIGURE 17-12. 511	
RC7/RX1/DT1 pin	bit 0 bit 1 bit 2 bit 6 bit 7
RC6/TX1/CK1 pin	
Write to TXREG1 Reg	
TX1IF bit	
TRMT bit	
TXEN bit	

FIGURE 17-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 17-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	—	TMR2IF	TMR1IF	53
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	53
IPR1	PSPIP ADIP RC1IP TX1IP SSPIP — TMR2IP TMR1IP								
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
TXREG1	EUSART T	ransmit Reg	ister						53
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
BAUDCON1	ABDOVF	RCMT	_	SCKP	BRG16	—	WUE	ABDEN	54
SPBRGH1	EUSART E	Baud Rate G	enerator Re	gister High	Byte				54
SPBRG1	EUSART E	Baud Rate G	enerator Re	gister Low	Byte				53
LATG	U2OD	U10D		LATG4	LATG3	LATG2	LATG1	LATG0	54
Logond	– unimpler	nented read	as 'o' Sha	ded cells ar	o not used f	or synchror	oue maetor	tranemiesio	מר

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

17.4.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA1<5>), or the Continuous Receive Enable bit, CREN (RCSTA1<4>). Data is sampled on the RX1 pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGH1:SPBRG1 registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.

- 3. Ensure bits, CREN and SREN, are clear.
- 4. If interrupts are desired, set enable bit, RC1IE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RC1IF, will be set when reception is complete and an interrupt will be generated if the enable bit, RC1IE, was set.
- 8. Read the RCSTA1 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG1 register.
- 10. If any error occurred, clear the error by clearing bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 17-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

Q2	Q3 Q4 C	Q1 Q2 Q	3 Q4 Q1	Q2 Q3	Q4Q1	1Q2Q	3Q4	Q1 Q2	Q3 Q4	Q1 Q2	2 Q3 Q	4Q1C	2Q3Q	4 Q1C	02 Q3 C	4Q1Q	2Q3Q	4Q1C	2 Q3 Q	Q4Q1	Q2 Q3 C)4
RC7/RX1/DT1 - pin _				t 0	, b	it 1	×	bit 2	\times	bit 3	\geq	bit	4	bit	5	bit 6		b	it 7	1 1 1		-¦ -¦
RC6/TX1/CK1 pin (SCKP = 0) -			j	1	٠ :	1				ŗ		÷		÷l		÷		÷		, , ,		-!
RC6/TX1/CK1 pin _ (SCKP = 1)	· · · · · · · · · · · · · · · · · · ·		1.		٦.¦					Ļ		÷г		÷		Ļr		÷г		, ,		-;
Write to SREN bit	ų				1 1 1							:		1 1 1				, , ,				 -
SREN bit	<u> </u>		1				<u> </u>			,		,		•		1		;]				
CREN bit	'0'		<u> </u>		י <u>ו</u>					• • •		· ·		<u>.</u>		1 1		ו ו			ʻC)'
RC1IF bit (Interrupt) –	1 1 1				, , ,											, , ,		, , ,				
Read RCREG1 -	, , ,		י י י				י י י			, , ,		<u>.</u>		1 1 1				1 1			<u></u>	
Note: Timing diag	ıram de	emonstr	ates S	ync M	aster	mode	e with	bit SI	REN :	= 1 ar	nd bit I	BRGH	H = 0.									

TABLE 17-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51			
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	_	TMR2IF	TMR1IF	53			
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	_	TMR2IE	TMR1IE	53			
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	_	TMR2IP	TMR1IP	53			
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53			
RCREG1	EUSART R	eceive Regi	ster						53			
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53			
BAUDCON1	ABDOVF	RCMT		SCKP	BRG16	—	WUE	ABDEN	54			
SPBRGH1	EUSART B	SART Baud Rate Generator Register High Byte										
SPBRG1 EUSART Baud Rate Generator Register Low Byte												

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

17.5 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK1 pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

17.5.1 EUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the Sleep mode.

If two words are written to the TXREG1 and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG1 register.
- c) Flag bit, TX1IF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG1 register will transfer the second word to the TSR and flag bit, TX1IF, will now be set.
- e) If enable bit, TX1IE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TX1IE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG1 register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	_	TMR2IF	TMR1IF	53
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	_	TMR2IE	TMR1IE	53
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	_	TMR2IP	TMR1IP	53
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
TXREG1	EUSART T	ransmit Regi	ster						53
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
BAUDCON1	ABDOVF	RCMT	_	SCKP	BRG16	_	WUE	ABDEN	54
SPBRGH1	EUSART B	aud Rate Ge	enerator Reg	gister High I	Byte				54
SPBRG1	EUSART B	aud Rate Generator Register Low Byte							53
LATG	U2OD	U10D		LATG4	LATG3	LATG2	LATG1	LATG0	54

TABLE 17-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

17.5.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of Sleep or any Idle mode, and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG1 register. If the RC1IE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RC1IE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- Flag bit, RC1IF, will be set when reception is complete. An interrupt will be generated if enable bit, RC1IE, was set.
- 6. Read the RCSTA1 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG1 register.
- 8. If any error occurred, clear the error by clearing bit, CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51			
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	—	TMR2IF	TMR1IF	53			
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	53			
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	—	TMR2IP	TMR1IP	53			
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53			
RCREG1	EUSART F	Receive Regi	ster						53			
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53			
BAUDCON1	ABDOVF	BDOVF RCMT — SCKP BRG16 — WUE ABDEN										
SPBRGH1	EUSART E	SART Baud Rate Generator Register High Byte										
SPBRG1	EUSART E	Baud Rate G	enerator Re	gister Low I	Byte				53			

TABLE 17-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

18.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (AUSART)

The Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART) module is very similar in function to the Enhanced USART module discussed in the previous chapter. It is provided as an additional channel for serial communication with external devices for those situations that do not require Auto-Baud Detection or LIN bus support.

The AUSART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

The pins of the AUSART module are multiplexed with the functions of PORTG (RG1/TX2/CK2 and RG2/RX2/DT2, respectively). In order to configure these pins as an AUSART:

- bit SPEN (RCSTA2<7>) must be set (= 1)
- bit TRISG<2> must be set (= 1)
- bit TRISG<1> must be cleared (= 0) for Asynchronous and Synchronous Master modes
- bit TRISG<1> must be set (= 1) for Synchronous Slave mode

Note: The AUSART control will automatically reconfigure the pin from input to output as needed.

The driver for the TX2 output pin can also be optionally configured as an open-drain output. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor, and allows the output to communicate with external circuits without the need for additional level shifters.

The open-drain output option is controlled by the U2OD bit (LATG<7>). Setting this bit configures the pin for open-drain operation.

18.1 Control Registers

The operation of the Addressable USART module is controlled through two registers, TXSTA2 and RCSTA2. These are detailed in Register 18-1 and Register 18-2, respectively.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	—	BRGH	TRMT	TX9D
bit 7						- 1	bit
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	CSRC: Cloc	k Source Select	bit				
	<u>Asynchronou</u> Don't care.	<u>is mode:</u>					
	<u>Synchronous</u> 1 = Master n	<u>s mode:</u> node (clock gene	erated interna	llv from BRG)			
		ode (clock from		• •			
bit 6	TX9: 9-Bit Ti	ransmit Enable b	bit				
		9-bit transmissio 8-bit transmissio					
bit 5	TXEN: Trans	smit Enable bit ⁽¹)				
	1 = Transmi 0 = Transmi						
bit 4	SYNC: AUS	ART Mode Sele	ct bit				
	1 = Synchro 0 = Asynchr						
bit 3	Unimpleme	nted: Read as 'd)'				
bit 2	BRGH: High	Baud Rate Sele	ect bit				
	<u>Asynchronou</u>						
	1 = High spe 0 = Low spe						
	Synchronous						
	Unused in th						
bit 1	TRMT: Trans	smit Shift Regist	er Status bit				
	1 = TSR em 0 = TSR full						
bit 0	TX9D: 9th B	it of Transmit Da	ita				
	Can be addr	ess/data bit or p	arity bit.				
Note 1: S		errides TXEN in	• •				

REGISTER 18-1: TXSTA2: AUSART TRANSMIT STATUS AND CONTROL REGISTER

SPEN bit 7 Legend: R = Readable -n = Value at bit 7 bit 6	POR SPEN: Serial 1 = Serial p 0 = Serial p RX9: 9-Bit F 1 = Selects 0 = Selects	SREN W = Writable '1' = Bit is set al Port Enable bi ort enabled (cor ort disabled (hel Receive Enable b 9-bit reception	t nfigures RX2/D	ʻ0' = Bit is cle	FERR mented bit, rea	OERR ad as '0' x = Bit is unkn	RX9D bit C Iown
Legend: R = Readable -n = Value at bit 7	POR SPEN: Serial 1 = Serial p 0 = Serial p RX9: 9-Bit F 1 = Selects 0 = Selects	'1' = Bit is set al Port Enable bi ort enabled (cor ort disabled (he Receive Enable t	t nfigures RX2/D	ʻ0' = Bit is cle			
R = Readable -n = Value at bit 7	POR SPEN: Serial 1 = Serial p 0 = Serial p RX9: 9-Bit F 1 = Selects 0 = Selects	'1' = Bit is set al Port Enable bi ort enabled (cor ort disabled (he Receive Enable t	t nfigures RX2/D	ʻ0' = Bit is cle			own
R = Readable -n = Value at bit 7	POR SPEN: Serial 1 = Serial p 0 = Serial p RX9: 9-Bit F 1 = Selects 0 = Selects	'1' = Bit is set al Port Enable bi ort enabled (cor ort disabled (he Receive Enable t	t nfigures RX2/D	ʻ0' = Bit is cle			own
-n = Value at bit 7	POR SPEN: Serial 1 = Serial p 0 = Serial p RX9: 9-Bit F 1 = Selects 0 = Selects	'1' = Bit is set al Port Enable bi ort enabled (cor ort disabled (he Receive Enable t	t nfigures RX2/D	ʻ0' = Bit is cle			own
bit 7	SPEN: Serial p 1 = Serial p 0 = Serial p RX9: 9-Bit F 1 = Selects 0 = Selects	al Port Enable bi ort enabled (cor ort disabled (he Receive Enable b	t nfigures RX2/D		eared	x = Bit is unkn	IOWN
	 1 = Serial p 0 = Serial p RX9: 9-Bit F 1 = Selects 0 = Selects 	ort enabled (cor ort disabled (he Receive Enable b	figures RX2/D	To and TVO/C			
bit 6	 0 = Serial p RX9: 9-Bit F 1 = Selects 0 = Selects 	ort disabled (he Receive Enable b		TO and TVO/C			
bit 6	1 = Selects 0 = Selects		,		K2 pins as ser	al port pins)	
	0 = Selects	9-bit reception	oit				
		8-bit reception					
bit 5	SREN: Sing	le Receive Enat	ole bit				
	Asynchrono Don't care.	<u>us mode</u> :					
	1 = Enables 0 = Disables	s mode – Maste s single receive s single receive eared after rece		ete.			
		<u>s mode – Slave:</u>	<u>-</u>				
	Don't care.						
bit 4		tinuous Receive	Enable bit				
	<u>Asynchronol</u> 1 = Enables	receiver					
	0 = Disable						
				le bit, CREN, i	s cleared (CRI	EN overrides SR	EN)
bit 3	ADDEN: Ad	dress Detect En	able bit				
	1 = Enables 0 = Disables	s address detec	ion, enables in tion, all bytes a			buffer when RS be used as pari	
	Don't care.	us mode 9-Bit (F	$1 \times 9 = 0$				
bit 2	FERR: Fram	ning Error bit					
	1 = Framing 0 = No fram		pdated by read	ding RCREG2	register and re	eceiving next vali	d byte)
bit 1	OERR: Ove	rrun Error bit					
		n error (can be c	leared by clea	ring the CREN	bit)		
bit 0	RX9D: 9th E	Bit of Received D	Data				
	This can be	address/data bit	t or parity bit a	nd must be cal	culated by use	r firmware.	

REGISTER 18-2: RCSTA2: AUSART RECEIVE STATUS AND CONTROL REGISTER

© 2007 Microchip Technology Inc.

18.2 AUSART Baud Rate Generator (BRG)

The BRG is a dedicated, 8-bit generator that supports both the Asynchronous and Synchronous modes of the AUSART.

The SPBRG2 register controls the period of a free-running timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different AUSART modes, which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRG2 register can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous to use the high baud rate (BRGH = 1) to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRG2 register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

18.2.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG2 register.

18.2.2 SAMPLING

The data on the RX2 pin is sampled three times by a majority detect circuit to determine if a high or low level is present at the RX2 pin.

ADEL 10-1.	DAUDHAIL	IOHMOLAS	
Configura	ation Bits	BRG/AUSART Mode	Baud Rate Formula
SYNC	BRGH	Bha/AUSANT Mode	Bauu nate Formula
0	0	Asynchronous	Fosc/[64 (n + 1)]
0	1	Asynchronous	Fosc/[16 (n + 1)]
1	x	Synchronous	Fosc/[4 (n + 1)]

TABLE 18-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = Value of SPBRG2 register

EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

MHz, desired baud rate of 9600, Asynchronous mode, BRGH = 0:
OSC/(64 ([SPBRG2] + 1))
FOSC/Desired Baud Rate)/64) – 1
1600000/9600)/64) – 1
25.042] = 25
600000/(64 (25 + 1))
615
Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate
9615 - 9600)/9600 = 0.16%
0) F 1) 5) 5) 5) 5)

TABLE 18-2: REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
TXSTA2	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	55
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
SPBRG2	AUSART E	Baud Rate C	enerator R	egister					55

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by the BRG.

						BRG	H = 0					
	Fosc	= 40.000) MHz	Fosc	= 20.000) MHz	Fosc	= 10.000) MHz	Fosc = 8.000 MHz		
BAUD RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)									
0.3	—	_	_	_	_	_	—	_	_		_	_
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	—	—	_
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	_
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	_	—	—

TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES

					BRGH =	0			
	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz
BAUD RATE (K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12
2.4	2.404	0.16	25	2.403	-0.16	12	—	—	—
9.6	8.929	-6.99	6	_	—	_	—	_	_
19.2	20.833	8.51	2	_	_	_	_	_	_
57.6	62.500	8.51	0	—	_	_	_	_	_
115.2	62.500	-45.75	0	_	_	_	_	_	—

						BRG	H = 1					
BAUD RATE	Fosc	= 40.000) MHz	Fosc	= 20.000) MHz	Fosc	= 10.000) MHz	Fos	c = 8.000	MHz
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)									
0.3	—	_	_	_	_	_	_	_	_	_	_	_
1.2	—	—	—	—	—	—	—	—	—	—	—	—
2.4	—	—	—	—	—	—	2.441	1.73	255	2.403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	—	—

				l	BRGH =	1			
BAUD	Foso	= 4.000	MHz	Fos	c = 2.000	MHz	Fos	c = 1.000	MHz
(K)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)	Actual Rate (K)	% Error	SPBRG Value (decimal)
0.3	_		_	_	_	_	0.300	-0.16	207
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25
9.6	9.615	0.16	25	9.615	-0.16	12	—	_	—
19.2	19.231	0.16	12	—	_	—	—	_	—
57.6	62.500	8.51	3	—	—	—	—	—	_
115.2	125.000	8.51	1	—	—	—	_	—	—

© 2007 Microchip Technology Inc.

18.3 AUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA2<4>). In this mode, the AUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip, dedicated, 8-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The AUSART transmits and receives the LSb first. The AUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH bit (TXSTA2<2>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the AUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

18.3.1 AUSART ASYNCHRONOUS TRANSMITTER

The AUSART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG2. The TXREG2 register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG2 register (if available). Once the TXREG2 register transfers the data to the TSR register (occurs in one TcY), the TXREG2 register is empty and the TX2IF flag bit (PIR3<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TX2IE (PIE3<4>). TX2IF will be set regardless of the state of TX2IE; it cannot be cleared in software. TX2IF is also not cleared immediately upon loading TXREG2, but becomes valid in the second instruction cycle following the load instruction. Polling TX2IF immediately following a load of TXREG2 will return invalid results.

While TX2IF indicates the status of the TXREG2 register, another bit, TRMT (TXSTA2<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data memory so it is not available to the user.
2:	Flag bit, TX2IF, is set when enable bit, TXEN, is set.

To set up an Asynchronous Transmission:

- 1. Initialize the SPBRG2 register for the appropriate baud rate. Set or clear the BRGH bit, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, set enable bit, TX2IE.
- 4. If 9-bit transmission is desired, set transmit bit, TX9; can be used as address/data bit.
- 5. Enable the transmission by setting bit, TXEN, which will also set bit, TX2IF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREG2 register (starts transmission).
- 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

SPEN

Data Bus TX2IF TXREG2 Register MSb LSb (8) • • 0 Interrupt TX2 pin

FIGURE 18-1: AUSART TRANSMIT BLOCK DIAGRAM

Baud Rate CLK

TXEN


SPBRG2

Baud Rate Generator

TXQ

TX9D

TRMT








TABLE 18-4: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR3	—	—	RC2IF	TX2IF	—	CCP2IF	CCP1IF	—	53
PIE3	—	—	RC2IE	TX2IE	_	CCP2IE	CCP1IE	—	53
IPR3	—	—	RC2IP	TX2IP	—	CCP2IP	CCP1IP	—	53
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
TXREG2	AUSART T	ransmit Reg	ister						55
TXSTA2	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	55
SPBRG2	AUSART E	Baud Rate G	enerator Re	gister					55
LATG	U2OD	U1OD	_	LATG4	LATG3	LATG2	LATG1	LATG0	54

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

18.3.2 AUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 18-4. The data is received on the RX2 pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at FOSC. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRG2 register for the appropriate baud rate. Set or clear the BRGH bit, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, RC2IE.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. Enable the reception by setting bit, CREN.
- 6. Flag bit, RC2IF, will be set when reception is complete and an interrupt will be generated if enable bit, RC2IE, was set.
- 7. Read the RCSTA2 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG2 register.
- 9. If any error occurred, clear the error by clearing enable bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

18.3.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRG2 register for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If interrupts are required, set the RCEN bit and select the desired priority level with the RC2IP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RC2IF bit will be set when reception is complete. The interrupt will be Acknowledged if the RC2IE and GIE bits are set.
- 8. Read the RCSTA2 register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG2 to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 18-4: AUSART RECEIVE BLOCK DIAGRAM



IGURE 18-5:	ASYNCHRONOUS RECEPTION
RX2 (pin)	Start
Rcv Shift Reg	
Read Rcv Buffer Reg RCREG2	
RC2IF (Interrupt Flag)	<u></u> <u></u>
OERR bit	
CREN	<u></u>
	ng diagram shows three words appearing on the RX2 input. The RCREG2 (AUSART Receive register) is read after the third using the OERR (Overrun Error) bit to be set.

TABLE 18-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR3	—	—	RC2IF	TX2IF	—	CCP2IF	CCP1IF	—	53
PIE3	—	—	RC2IE	TX2IE	—	CCP2IE	CCP1IE	—	53
IPR3	—	—	RC2IP	TX2IP	—	CCP2IP	CCP1IP	—	53
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
RCREG2	AUSART F	Receive Regi	ster						55
TXSTA2	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	55
SPBRG2	AUSART B	aud Rate G	enerator Re	gister					55

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

18.4 AUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA2<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTA2<4>). In addition, enable bit, SPEN (RCSTA2<7>), is set in order to configure the TX2 and RX2 pins to CK2 (clock) and DT2 (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK2 line.

18.4.1 AUSART SYNCHRONOUS MASTER TRANSMISSION

The AUSART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG2. The TXREG2 register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG2 (if available).

Once the TXREG2 register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG2 is empty and the TX2IF flag bit (PIR3<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TX2IE (PIE3<4>). TX2IF is set regardless of the state of enable bit, TX2IE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG2 register.

While flag bit, TX2IF, indicates the status of the TXREG2 register, another bit, TRMT (TXSTA2<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRG2 register for the appropriate baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit, TX2IE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG2 register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 18-6: SYNCHRONOUS TRANSMISSION




FIGURE 18-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 18-6: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR3	—	—	RC2IF	TX2IF	—	CCP2IF	CCP1IF	_	53
PIE3	—	—	RC2IE	TX2IE	—	CCP2IE	CCP1IE	_	53
IPR3	—	—	RC2IP	TX2IP	—	CCP2IP	CCP1IP	—	53
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
TXREG2	AUSART T	ransmit Reg	ister						55
TXSTA2	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	55
SPBRG2	AUSART E	Baud Rate G	enerator Re	gister					55
LATG	U2OD	U10D	_	LATG4	LATG3	LATG2	LATG1	LATG0	54

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

18.4.2 AUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA2<5>), or the Continuous Receive Enable bit, CREN (RCSTA2<4>). Data is sampled on the RX2 pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRG2 register for the appropriate baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.

- 4. If interrupts are desired, set enable bit, RC2IE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RC2IF, will be set when reception is complete and an interrupt will be generated if the enable bit, RC2IE, was set.
- 8. Read the RCSTA2 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG2 register.
- 10. If any error occurred, clear the error by clearing bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 18-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

			bit 2	bit 3	Kibit 4	bit 5	bit 6	bit 7	1
1 1		<u> </u>	J.						
Ú									
									;
1	I I	1 	1	1	1	1	1 1	1 1	·0'
1 1 1		, , ,	, , ,	, , ,	, , ,		1 1 1	; 	: :
1	1	:	:	1	1			1 1	: 6

TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR3	—	—	RC2IF	TX2IF	—	CCP2IF	CCP1IF	—	53
PIE3	—	—	RC2IE	TX2IE	—	CCP2IE	CCP1IE	_	53
IPR3	—	—	RC2IP	TX2IP	—	CCP2IP	CCP1IP	—	53
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
RCREG2	AUSART R	leceive Regis	ster						55
TXSTA2	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	55
SPBRG2	AUSART B	aud Rate Ge	enerator Reg	gister					55

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

18.5 AUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA2<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK2 pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

18.5.1 AUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the Sleep mode.

If two words are written to the TXREG2 and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG2 register.
- c) Flag bit, TX2IF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG2 register will transfer the second word to the TSR and flag bit, TX2IF, will now be set.
- e) If enable bit, TX2IE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TX2IE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG2 register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR3	—	—	RC2IF	TX2IF	—	CCP2IF	CCP1IF	_	53
PIE3	—	—	RC2IE	TX2IE	—	CCP2IE	CCP1IE		53
IPR3	—	—	RC2IP	TX2IP	—	CCP2IP	CCP1IP	_	53
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
TXREG2	AUSART T	ransmit Regi	ister						55
TXSTA2	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	55
SPBRG2	AUSART B	aud Rate Ge	enerator Reg	gister					55
LATG	U2OD	U10D	_	LATG4	LATG3	LATG2	LATG1	LATG0	54

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

18.5.2 AUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of Sleep or any Idle mode, and bit, SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG2 register. If the RC2IE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RC2IE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- 5. Flag bit, RC2IF, will be set when reception is complete. An interrupt will be generated if enable bit, RC2IE, was set.
- 6. Read the RCSTA2 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG2 register.
- 8. If any error occurred, clear the error by clearing bit, CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR3	—	—	RC2IF	TX2IF	—	CCP2IF	CCP1IF	—	53
PIE3		—	RC2IE	TX2IE	—	CCP2IE	CCP1IE	-	53
IPR3	—	—	RC2IP	TX2IP	—	CCP2IP	CCP1IP	—	53
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
RCREG2	AUSART F	leceive Regi	ster						55
TXSTA2	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	55
SPBRG2	AUSART E	Baud Rate G	enerator Re	gister					55

TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

The ADCON0 register, shown in Register 19-1, controls the operation of the A/D module. The

ADCON1 register, shown in Register 19-2, configures

the functions of the port pins. The ADCON2 register,

shown in Register 19-3, configures the A/D clock

source, programmed acquisition time and justification.

19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 12 inputs for all PIC18F85J11 family devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result Register High Byte (ADRESH)
- A/D Result Register Low Byte (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

REGISTER 19-1: ADCON0: A/D CONTROL REGISTER 0

R/W-0	U-0	B/W-0	B/W-0	B/W-0	B/W-0	B/W-0	R/W-0
ADCAL	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7		01100	01102	onor	01100	00,00112	bit C
DIT 7							D
Legend:							

•			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	ADCAL: A/D Calibration bit
	1 = Calibration is performed on next A/D conversion0 = Normal A/D converter operation (no calibration is performed)
bit 6	Unimplemented: Read as '0'
bit 5-2	CHS3:CHS0: Analog Channel Select bits
	0000 = Channel 00 (AN0)
	0001 = Channel 01 (AN1)
	0010 = Channel 02 (AN2)
	0011 = Channel 03 (AN3)
	0100 = Channel 04 (AN4)
	0101 = Channel 05 (AN5)
	0110 = Channel 06 (AN6)
	0111 = Channel 07 (AN7)
	1000 = Channel 08 (AN8)
	1001 = Channel 09 (AN9)
	1010 = Channel 10 (AN10)
	1011 = Channel 11 (AN11) 11xx = Unused
bit 1	GO/DONE: A/D Conversion Status bit
	When $ADON = 1$:
	1 = A/D conversion in progress
	0 = A/D Idle
bit 0	ADON: A/D On bit
	1 = A/D converter module is enabled
	0 = A/D converter module is disabled

© 2007 Microchip Technology Inc.

REGISTER 19-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	B/W-0	B/W-0	B/W-0	B/W-0	B/W-0	R/W-0
0-0	0-0	H/ W-U	R/W-0	H/W-U	H/ W-U	H/ VV-U	H/ W-U
		VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 7-6 Unimplemented: Read as '0'

bit 5	VCFG1: Voltage Reference Configuration bit (VREF- source)
-------	---

1 = VREF- (AN2)

0 = AVss

bit 4 VCFG0: Voltage Reference Configuration bit (VREF+ source)

1 = VREF+ (AN3)

0 = AVDD

bit 3-0 **PCFG3:PCFG0:** A/D Port Configuration Control bits:

	-			-	-	-			-			
PCFG<3:0>	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
0000	А	А	А	А	А	А	А	Α	А	Α	Α	А
0001	А	А	А	А	А	А	А	А	А	Α	Α	А
0010	А	А	А	А	А	А	Α	А	А	Α	Α	А
0011	А	А	А	А	А	А	Α	А	А	Α	Α	А
0100	D	А	А	А	А	А	А	А	А	А	Α	А
0101	D	D	А	А	А	А	Α	А	А	Α	Α	А
0110	D	D	D	А	А	А	Α	А	А	Α	Α	А
0111	D	D	D	D	А	А	Α	А	А	Α	Α	А
1000	D	D	D	D	D	А	Α	А	А	Α	Α	А
1001	D	D	D	D	D	D	Α	А	А	Α	Α	А
1010	D	D	D	D	D	D	D	А	А	Α	Α	А
1011	D	D	D	D	D	D	D	D	А	Α	Α	А
1100	D	D	D	D	D	D	D	D	D	Α	Α	А
1101	D	D	D	D	D	D	D	D	D	D	Α	А
1110	D	D	D	D	D	D	D	D	D	D	D	А
1111	D	D	D	D	D	D	D	D	D	D	D	D
A = Analog in	nut			-	D = Dio	ital I/O		•			•	

A = Analog input

D = Digital I/O

REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0				
bit 7		·					bit C				
Legend:											
R = Read		W = Writable b	bit	U = Unimplem							
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
oit 7	ADFM: A/D	Result Format Se	elect bit								
	1 = Right ju 0 = Left jus										
oit 6	Unimplem	ented: Read as '0	,								
oit 5-3	ACQT2:ACQT0: A/D Acquisition Time Select bits										
	111 = 20 T	111 = 20 T AD									
	110 = 16 T AD										
		101 = 12 TAD									
	100 = 8 TAD										
	011 = 6 TAD $010 = 4 TAD$										
		010 = 4 TAD 001 = 2 TAD									
	000 = 0 TAD ⁽¹⁾										
oit 2-0	ADCS2:AD	CS0: A/D Conver	sion Clock Se	elect bits							
	111 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾										
	110 = Fosc/64										
	101 = Fosc/16										
	100 = Fosc/4										
	011 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾ 010 = Fosc/32										
	010 = FOS										
	000 = FOS										
Note 1:	If the A/D EBC	clock source is sel	ected a dela	v of one Tcy (in	struction cycle) is added befo	re the Δ/D				

Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and the A/D Interrupt Flag bit, ADIF, is set.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. The value in the ADRESH:ADRESL register pair is not modified for a Power-on Reset. These registers will contain unknown data after a Power-on Reset.

The block diagram of the A/D module is shown in Figure 19-1.




FIGURE 19-1: A/D BLOCK DIAGRAM⁽¹⁾

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine acquisition time, see **Section 19.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit


FIGURE 19-2: ANALOG INPUT MODEL

- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 Set GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
 Polling for the GO/DONE bit to be cleared

OR

• Waiting for the A/D interrupt

- 6. Read A/D Result registers (ADRESH:ADRESL); clear ADIF bit, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.



19.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding capacitor is disconnected from the					
	input p	in.				

EQUATION 19-1: A/D ACQUISITION TIME

To calculate the minimum acquisition time, Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 19-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$3V \rightarrow Rss = 2 \ k\Omega$
Temperature	=	85°C (system max.)

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

EQUATION 19-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{RIC} + \text{RSS} + \text{RS}))})$
or		
TC	=	-(Chold)(Ric + Rss + Rs) $\ln(1/2048)$

EQUATION 19-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ature c	coefficient is only required for temperatures $> 25^{\circ}$ C. Below 25°C, TCOFF = 0 ms.
Тс	=	-(Chold)(Ric + Rss + Rs) $\ln(1/2048) \ \mu s$ -(25 pF) (1 k Ω + 2 k Ω + 2.5 k Ω) ln(0.0004883) μs 1.05 μs
TACQ	=	$0.2 \ \mu s + 1 \ \mu s + 1.2 \ \mu s$ 2.4 \ \ \ \ \ s

19.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the ${\rm GO}/{\rm DONE}$ bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

19.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable.

There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD (see parameter 130 in Table 25-24 for more information).

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock	Maximum	
Operation	ADCS2:ADCS0	Device Frequency
2 Tosc	000	2.86 MHz
4 Tosc	100	5.71 MHz
8 Tosc	001	11.43 MHz
16 Tosc	101	22.86 MHz
32 Tosc	010	40.0 MHz
64 Tosc	110	40.0 MHz
RC ⁽¹⁾	x11	1.00 MHz ⁽²⁾

Note 1: The RC source has a typical TAD time of $4 \ \mu s$.

2: For device frequencies above 1 MHz, the device must be in Sleep mode for the entire conversion or the A/D accuracy may be out of specification.

19.4 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

^{© 2007} Microchip Technology Inc.

19.5 A/D Conversions

Figure 19-3 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 19-4 shows the operation of the A/D converter after the GO/DONE bit has been set, the ACQT2:ACQT0 bits have been set to '010' and a 4 TAD acquisition time has been selected before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

19.6 Use of the CCP2 Trigger

An A/D conversion can be started by the "Special Event Trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (AD<u>ON</u> bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time is selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

FIGURE 19-3: A/D CONVERSION TAD CYCLES (ACQT2:ACQT0 = 000, TACQ = 0)





FIGURE 19-4: A/D CONVERSION TAD CYCLES (ACQT2:ACQT0 = 010, TACQ = 4 TAD)



19.7 A/D Converter Calibration

The A/D converter in the PIC18F85J11 family of devices includes a self-calibration feature which compensates for any offset generated within the module. The calibration process is automated and is initiated by setting the ADCAL bit (ADCON0<7>). The next time the GO/DONE bit is set, the module will perform a "dummy" conversion (that is, with reading none of the input channels) and store the resulting value internally to compensate for offset. Thus, subsequent offsets will be compensated.

The calibration process assumes that the device is in a relatively steady-state operating condition. If A/D calibration is used, it should be performed after each device Reset or if there are other major changes in operating conditions.

19.8 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used. After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D RC clock to be selected. If bits, ACQT2:ACQT0, are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN and SCS<1:0> bits in the OSCCON register must have already been cleared prior to starting the conversion.

TABLE 19-2: SUMMART OF A/D REGISTERS										
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	—	TMR2IF	TMR1IF	53	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	—	TMR2IE	TMR1IE	53	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	—	TMR2IP	TMR1IP	53	
PIR3	—	—	RC2IF	TX2IF	—	CCP2IF	CCP1IF	—	53	
PIE3	—	—	RC2IE	TX2IE	_	CCP2IE	CCP1IE	—	53	
IPR3	—	—	RC2IP	TX2IP		CCP2IP	CCP1IP	—	53	
ADRESH	A/D Resul	t Register Hi	gh Byte						53	
ADRESL	A/D Resul	t Register Lo	w Byte						53	
ADCON0	ADCAL	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	53	
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	53	
ADCON2	ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	53	
CCP2CON	_	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	54	
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	54	
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54	
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	—	54	
TRISF	TRISF5	TRISF4	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	—	54	
l egend:	– unimplen	nented read	as 'o' Sha	ded cells ar	o not used f	or A/D conv	orsion	•	•	

 TABLE 19-2:
 SUMMARY OF A/D REGISTERS

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: RA6/RA7 and their associated latch and direction bits are configured as port pins only when the internal oscillator is selected as the default clock source (FOSC2 Configuration bit = 0); otherwise, they are disabled and these bits read as '0'.

NOTES:

20.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RF1 through RF6, as well as the on-chip voltage reference (see Section 21.0 "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register.

The CMCON register (Register 20-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 20-1.

REGISTER 20-1: CMCON: COMPARATOR MODULE CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0
bit 7			•			·	bit 0
Legend:							
R = Readabl		W = Writable		U = Unimpler		ad as 'O'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	C2OUT: Com	parator 2 Outpu	ut bit				
	When C2INV	• •					
	1 = C2 VIN+ >	> C2 VIN-					
	0 = C2 VIN+ <						
	When C2INV						
	1 = C2 VIN+ < 0 = C2 VIN+ >						
bit 6		parator 1 Outpu	ut bit				
Sit 0	When C1INV	• •					
	1 = C1 VIN+ >						
	0 = C1 VIN+ <	< C1 VIN-					
	When C1INV						
	1 = C1 VIN+ < 0 = C1 VIN+ >	-					
bit 5		-	t Inversion hit				
DIL D	1 = C2 output	parator 2 Outpu					
	0 = C2 output						
bit 4		parator 1 Outpu	t Inversion bit				
	1 = C1 output	•					
	0 = C1 output						
bit 3	CIS: Compara	ator Input Switc	h bit				
	When CM2:C						
		connects to RF		:			
		connects to RF3 connects to RF6					
		connects to RF4					
bit 2-0		omparator Mod					
		hows the Comp		and the CM2:0	CM0 bit setting	as.	

20.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 20-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISF register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 25.0 "Electrical Characteristics"**.

Note:	Comparator interrupts should be disabled										
	during a Comparator mode change;										
	otherwise, a false interrupt may occur.										



Comparator Outputs Disabled CM2:CM0 = 000	Comparators Off (POR Default Value) CM2:CM0 = 111
RF6/AN11 A VIN-	RF6/AN11 D VIN-
RF5/AN10/ <u>A VIN+</u> C1 Off (Read as '0') CVREF	RF5/AN10/ D C1 Off (Read as '0')
RF4/AN9 <u>A VIN-</u>	RF4/AN9 D VIN-
RF3/AN8 <u>A VIN+</u> C2 Off (Read as '0')	RF3/AN8 D VIN+ C2 Off (Read as '0')
Two Independent Comparators CM2:CM0 = 010	Two Independent Comparators with Outputs CM2:CM0 = 011
RF6/AN11 <u>A VIN-</u>	
RF5/AN10/ <u>A VIN+</u> C1 C1OUT CVREF	RF5/AN10/ A VIN+ C1 C1OUT
	RF2/AN7/C1OUT*
RF4/AN9 <u>A VIN-</u> RF3/AN8 A VIN+ C2 C2OUT	RF4/AN9 <u>A VIN-</u>
$RF3/AN8 \xrightarrow{A} V_{IN+} + C2 C2 C2 C1 C2 C2 C1 C2 C2 C2 C1 C1 C2 C2 C2 C1 C1 C2 C2 C2 C1 C1 C2 C2 C1 C1 C2 C2 C1 C1 C1 C1 C1 C1 C1 C2 C1 $	RF3/AN8 <u>A VIN+</u> C2 C2OUT
	RF1/AN6/C2OUT*
Two Common Reference Comparators CM2:CM0 = 100	Two Common Reference Comparators with Outputs CM2:CM0 = 101
RF6/AN11 A VIN-	RF6/AN11 A VIN-
RF5/AN10/ A VIN+ C1 C1OUT CVREF	RF5/AN10 A VIN+ C1 C1OUT CVREF C1
	RF2/AN7/C1OUT*
RF4/AN9 <u>A VIN-</u> BE3/AN8 <u>D</u> VIN+ C2 C2OUT	RF4/AN9 <u>A VIN-</u>
RF3/AN8 D VIN+ + C C C C C C C C C C C C C C C C C C	RF3/AN8 <u>D</u> VIN+ C2 C2OUT
	RF1/AN6/C2OUT*
One Independent Comparator with Output CM2:CM0 = 001	Four Inputs Multiplexed to Two Comparators CM2:CM0 = 110
RF6/AN11 A VIN-	RF6/AN11 _A
RF5/AN10/ <u>A VIN+</u> C1 C1OUT CVREF	$\begin{array}{c c} RF5/AN10/\underline{A}_{o} & \underline{CIS = 0} & \underline{VIN}_{-} \\ CVREF & \underline{VIN}_{+} & \underline{CI} \\ \end{array}$
RF2/AN7/C1OUT*	
RF4/AN9 D VIN-	$RF3/AN8 \xrightarrow{A}_{O} CIS = 1 $
$RF3/AN8 D V_{IN+} + C2 \qquad Off (Read as '0')$	CVREF From VREF module
A = Analog Input, port reads zeros always D = Digital Inp * Setting the TRISF<2:1> bits will disable the comparator outp	


20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty due to input offsets and response time.

20.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2).





20.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSS and VDD and can be applied to either pin of the comparator(s).

20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in Section 21.0 "Comparator Voltage Reference Module".

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

20.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see **Section 25.0 "Electrical Characteristics"**).

20.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RF1 and RF2 I/O pins. When enabled, multiplexors in the output path of the RF1 and RF2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRISF bits will still function as output enables/ disables for the RF1 and RF2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.





FIGURE 20-3: COMPARATOR OUTPUT BLOCK DIAGRAM

20.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.



The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit, CMIF.

A mismatch condition will continue to set flag bit, CMIF. Reading CMCON will end the mismatch condition and allow flag bit, CMIF, to be cleared.

20.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

20.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 111). However, the input pins (RF3 through RF6) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

20.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 20-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 20-4: COMPARATOR ANALOG INPUT MODEL




TABLE 20-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR2	OSCFIF	CMIF	_	_	BCLIF	LVDIF	TMR3IF	_	53
PIE2	OSCFIE	CMIE	_	_	BCLIE	LVDIE	TMR3IE	_	53
IPR2	OSCFIP	CMIP	—	—	BCLIP	LVDIP	TMR3IP	—	53
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	53
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	53
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	_	54
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	_	54
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	—	54

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

NOTES:

21.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 21-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

21.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 21-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR3:CVR0)/24) x (CVRSRC) <u>If CVRR = 0:</u> CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) x (CVRSRC)

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 25-3 in **Section 25.0** "**Electrical Characteristics**").

REGISTER 21-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0
Logondu							
Legend: R = Readable	a hit	W = Writable	- i+		onted hit rea		
			JIL	U = Unimplem			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 7	1 = CVREF ci	parator Voltage	n	nable bit			
		rcuit powered o					
bit 6	CVROE: Corr	parator VREF C	Output Enable	bit ⁽¹⁾			
		0	•	he RF5/AN10/C e RF5/AN10/C	•		
bit 5	CVRR: Comp	arator VREF Ra	nge Selection	bit			
		,		tep size (low rar /RSRC/32 step s	0,	e)	
bit 4	CVRSS: Com	parator VREF S	ource Selectio	on bit			
		tor reference s tor reference s		C = (VREF+) - (\ C = VDD - VSS	/REF-)		
bit 3-0	CVR3:CVR0:	Comparator V	REF Value Sele	ection bits ($0 \le ($	CVR3:CVR0)	≤ 15)	
	<u>When CVRR</u> CVREF = ((CV	<u>= 1:</u> 'R3:CVR0)/24)	• (CVRSRC)				
	<u>When CVRR</u> CVREF = (CVF	<u>= 0:</u> RSRC/4) + ((CVI	R3:CVR0)/32)	• (CVRSRC)			
Note 1: C	VROE overrides	s the TRISF<5>	bit setting.				

© 2007 Microchip Technology Inc.




FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

21.2 Comparator Voltage Reference Accuracy/Error

The full range of comparator voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 25.0 "Electrical Characteristics"**.

21.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the comparator voltage reference should be disabled.

21.4 Effects of a Reset

A device Reset disables the comparator voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR<3:0> value select bits are also cleared.

21.5 Connection Considerations

The comparator voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RF5 as a digital output with CVRSS enabled will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the comparator voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

FIGURE 21-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	53
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	53
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	_	54

Legend: — = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference.

NOTES:

22.0 SPECIAL FEATURES OF THE CPU

PIC18F85J11 family devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F85J11 family of devices have a configurable Watchdog Timer which is controlled in software.

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

22.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h. A complete list is shown in Table 22-2. A detailed explanation of the various bit functions is provided in Register 22-1 through Register 22-6.

22.1.1 CONSIDERATIONS FOR CONFIGURING THE PIC18F85J11 FAMILY DEVICES

Devices of the PIC18F85J11 family do not use persistent memory registers to store configuration information. The configuration bytes are implemented as volatile memory which means that configuration data must be programmed each time the device is powered up.

Configuration data is stored in the four words at the top of the on-chip program memory space, known as the Flash Configuration Words. It is stored in program memory in the same order shown in Table 22-2, with CONFIG1L at the lowest address and CONFIG3H at the highest. The data is automatically loaded in the proper Configuration registers during device power-up.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The volatile memory cells used for the Configuration bits always reset to '1' on Power-on Resets. For all other types of Reset events, the previously programmed values are maintained and used without reloading from program memory.

The four Most Significant bits of CONFIG1H, CONFIG2H and CONFIG3H in program memory should also be '1111'. This makes these Configuration Words appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

TABLE 22-1:	MAPPING OF THE FLASH
	CONFIGURATION WORDS TO
	THE CONFIGURATION
	REGISTERS

Configuration Byte	Code Space Address	Configuration Register Address
CONFIG1L	XXXF8h	300000h
CONFIG1H	XXXF9h	300001h
CONFIG2L	XXXFAh	300002h
CONFIG2H	XXXFBh	300003h
CONFIG3L	XXXFCh	300004h
CONFIG3H	XXXFDh	300005h

TABLE 22-2:	CONFIGURATION BITS AND DEVICE IDs
--------------------	--

File	e Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value ⁽¹⁾
300000h	CONFIG1L	DEBUG	XINST	STVREN	_	_	_	_	WDTEN	1111
300001h	CONFIG1H	(2)	(2)	(2)	(2)	(3)	CP0	_	_	01
300002h	CONFIG2L	IESO	FCMEN	_	_	_	FOSC2	FOSC1	FOSC0	11111
300003h	CONFIG2H	(2)	(2)	(2)	(2)	WDTPS3	WDTPS2	WDTPS1	WDTPS0	1111
300004h	CONFIG3L ⁽⁴⁾	WAIT	BW	EMB1	EMB0	EASHFT	_	_	_	1111 1
300005h	CONFIG3H	(2)	(2)	(2)	(2)	—	—	-	CCP2MX	1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx ⁽⁵⁾
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 10x1 (5)

Legend: x = unknown, - = unimplemented. Shaded cells are unimplemented, read as '0'.

Note 1: Values reflect the unprogrammed state as received from the factory and following Power-on Resets. In all other Reset states, the configuration bytes maintain their previously programmed states.

2: The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.

3: This bit should always be maintained as '0'.

4: CONFIG3L is implemented in 80-pin devices only.

5: See Register 22-7 and Register 22-8 for DEVID values. These registers are read-only and cannot be programmed by the user.

REGISTER 22-1: CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)

R/WO-1	R/WO-1	R/WO-1	U-0	U-0	U-0	U-0	R/WO-1
DEBUG	XINST	STVREN	—	—	—	—	WDTEN
bit 7 bit 0							

Legend:								
R = Readable	bit WO = Write-Once bit	U = Unimplemented I	bit, read as '0'					
-n = Value wh	en device is unprogrammed	'1' = Bit is set	'0' = Bit is cleared					
bit 7	DEBUG: Background Debugger Enable	bit						
	1 = Background debugger disabled; RB6 and RB7 configured as general purpose I/O pins							
	0 = Background debugger enabled; RB6 and RB7 are dedicated to in-circuit debug							
bit 6	XINST: Extended Instruction Set Enable	bit						
	1 = Instruction set extension and Indexed Addressing mode enabled							
	0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode)							
bit 5	STVREN: Stack Overflow/Underflow Re	set Enable bit						
	1 = Reset on stack overflow/underflow	enabled						
		P 11 1						

- 0 = Reset on stack overflow/underflow disabled
- bit 4-1 Unimplemented: Read as '0'
- bit 0 WDTEN: Watchdog Timer Enable bit
 - 1 = WDT enabled
 - 0 = WDT disabled (control is placed on SWDTEN bit)

REGISTER 22-2: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

U-0	U-0	U-0	U-0	U-0	R/WO-1	U-0	U-0
(1)	_(1)	_(1)	_(1)	(2)	CP0	_	—
bit 7							bit 0

Legend:			
R = Readable bit	WO = Write-Once bit	U = Unimplemented	bit, read as '0'
-n = Value when device	is unprogrammed	'1' = Bit is set	'0' = Bit is cleared

bit 7-4	Unimplemented: Read as '1'(1)
---------	-------------------------------

- bit 3 Unimplemented: Read as '0'⁽²⁾
- bit 2 CP0: Code Protection bit
 - 1 = Program memory is not code-protected
 - 0 = Program memory is code-protected
- bit 1-0 Unimplemented: Read as '0'
- **Note 1:** The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.
 - 2: This bit should always be maintained as '0'.

REGISTER 22-3: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

					•		•			
R/WO-1	R/WO-1	U-0	U-0	U-0	R/WO-1	R/WO-1	R/WO-1			
IESO	FCMEN	—	—	—	FOSC2	FOSC1	FOSC0			
bit 7							bit 0			
Legend:										
R = Readabl	le bit	WO = Write-C	nce bit	U = Unimplem	ented bit, read	i as '0'				
-n = Value w	hen device is ur	nprogrammed		'1' = Bit is set		'0' = Bit is clea	ared			
bit 7	IESO: Two-S	peed Start-up (Internal/Extern	al Oscillator Sw	itchover) Cont	rol bit				
		ed Start-up ena								
	0 = Two-Spee	ed Start-up disa	bled							
bit 6	FCMEN: Fail	-Safe Clock Mo	nitor Enable b	it						
	1 = Fail-Safe	Clock Monitor	enabled							
	0 = Fail-Safe	Clock Monitor	disabled							
bit 5-3	Unimplemen	ted: Read as '	כ'							
bit 2-0	FOSC2:FOS	C0: Oscillator S	election bits							
	111 = OSC1/ PLL (E		ary; EC oscillat	or with CLKO fu	unction and so	ftware controlle	ed			
	110 = OSC1/OSC2 as primary; EC oscillator with CLKO function (EC)									
				or with software	e controlled PL	L (HSPLL)				
100 = OSC1/OSC2 as primary; HS oscillator (HS) 011 = INTOSC with CLKO as primary; port function on RA7; EC oscillator										
	softwa	re controlled Pl	L (ECPLL)							
				t function on RA						
	001 = INTOS PLL (H			n on RA6/RA7;			ontrolled			

000 = INTOSC as primary with port function on RA6/RA7; HS oscillator (HS)

REGISTER 22-4: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

					-			
U-0	U-0	U-0	U-0	R/WO-1	R/WO-1	R/WO-1	R/WO-1	
(1)	(1)	(1)	(1)	WDTPS3	WDTPS2	WDTPS1	WDTPS0	
bit 7					•	•	bit 0	
Legend:								
R = Readal	hle hit	WO = Write-C)nce bit	U = Unimplem	nented bit, read	las '0'		
				-			arad	
-n = value v	when device is u	nprogrammed		'1' = Bit is set		'0' = Bit is clea	ared	
			·(1)					
bit 7-4	•	nted: Read as '						
bit 3-0	WDTPS3:WI	DTPS0: Watchc	log Timer Post	scale Select bit	S			
	1111 = 1:32 ,	768						
	1110 = 1:16 ,	384						
	1101 = 1:8,1	92						
	1100 = 1:4,0	96						
	1011 = 1:2,0	48						
	1010 = 1 : 1 , 0	24						
	1001 = 1:51 2	2						
	1000 = 1:256	-						
	0111 = 1:128	3						
	0110 = 1:64							
	0101 = 1:32							
	0100 = 1:16							
	0011 = 1:8							
	0010 = 1:4							
	0001 = 1:2							
	0000 = 1:1							

Note 1: The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.

REGISTER 22-5: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)⁽¹⁾

					•		,		
R/WO-1	R/WO-1	R/WO-1	R/WO-1	R/WO-1	U-0	U-0	U-0		
WAIT	BW	EMB1	EMB0	EASHFT	—	—	—		
bit 7			•		•	•	bit 0		
Legend:									
R = Readabl	e bit	WO = Write-C	Once bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value w	hen device is ur	nprogrammed		'1' = Bit is set		'0' = Bit is clea	ared		
bit 7	WAIT: Externa	al Bus Wait En	able bit						
				<1:0> are unav	ailable and the	device will not	wait		
	0 = Wait pro	grammed by N	IEMCON.WAI	Γ<1:0>					
bit 6	BW: Data Bus	s Width Select	bit						
		xternal Bus mo							
	0 = 8-Bit Ext	ternal Bus mod	е						
bit 5-4	EMB1:EMB0	: External Mem	ory Bus Config	guration bits					
	00 = Extende	d Microcontroll	er mode – 20-	Bit Address mo	de				
	01 = Extended Microcontroller mode – 16-Bit Address mode								
	 10 = Extended Microcontroller mode – 12-Bit Address mode 11 = Microcontroller mode – external bus disabled 								
bit 3		ernal Address							
				ddress bus is s					
				ddress bus refl	ects the PC va	lue			
bit 2-0	Unimplemen	ted: Read as '	כי						

Note 1: CONFIG3L and its associated bits are implemented only in 80-pin devices.

REGISTER 22-6: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/WO-1
_(1)	_(1)	(1)	_(1)	—	—	—	CCP2MX
bit 7							bit 0

Legend:			
R = Readable bit	WO = Write-Once bit	U = Unimplemented bit, rea	d as '0'
-n = Value when device is a	unprogrammed	'1' = Bit is set	'0' = Bit is cleared

bit 7-1 Unimplemented: Read as '1'⁽¹⁾

bit 0 CCP2MX: CCP2 MUX bit

- 1 = CCP2 is multiplexed with RC1
- 0 = CCP2 is multiplexed with RE7 in Microcontroller mode (all devices) or with RB3 in Extended Microcontroller mode (80-pin devices only)
- **Note 1:** The value of these bits in program memory should always be '1'. This ensures that the location is executed as a NOP if it is accidentally executed.

REGISTER 22-7: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F85J11 FAMILY DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

Legend:

R = Read-only bit

bit 7-5 **DEV2:DEV0:** Device ID bits

= PIC18F85J11
= PIC18F84J11
= PIC18F83J11
= PIC18F65J11
= PIC18F64J11
= PIC18F63J11

bit 4-0 **REV4:REV0:** Revision ID bits These bits are used to indicate the device revision.

REGISTER 22-8: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F85J11 FAMILY DEVICES

R	R	R	R	R	R	R	R
DEV10 ⁽¹⁾	DEV9 ⁽¹⁾	DEV8 ⁽¹⁾	DEV7 ⁽¹⁾	DEV6 ⁽¹⁾	DEV5 ⁽¹⁾	DEV4 ⁽¹⁾	DEV3 ⁽¹⁾
bit 7							bit 0

Legend:

R = Read-only bit

bit 7-0 **DEV10:DEV3:** Device ID bits⁽¹⁾

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number. 0011 1001 = PIC18F6XJ11/8XJ11 devices

Note 1: The values for DEV10:DEV3 may be shared with other device families. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

22.2 Watchdog Timer (WDT)

For PIC18F85J11 family devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.


The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexor, controlled by the WDTPS bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared whenever a SLEEP or CLRWDT instruction is executed, or a clock failure (primary or Timer1 oscillator) has occurred.

FIGURE 22-1: WDT BLOCK DIAGRAM

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - 2: When a CLRWDT instruction is executed, the postscaler count will be cleared.

22.2.1 CONTROL REGISTER

The WDTCON register (Register 22-9) is a readable and writable register. The SWDTEN bit enables or disables WDT operation. This allows software to override the WDTEN Configuration bit and enable the WDT only if it has been disabled by the Configuration bit.



REGISTER 22-9: WDTCON: WATCHDOG TIMER CONTROL REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
REGSLP ⁽¹⁾	—	—	—	—	—	—	SWDTEN ⁽²⁾
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

 bit 7
 REGSLP: Voltage Regulator Low-Power Operation Enable bit

 1 = On-chip regulator enters low-power operation when device enters Sleep mode

 0 = On-chip regulator continues to operate normally in Sleep mode

 bit 6-1
 Unimplemented: Read as '0'

 bit 0
 SWDTEN: Software Controlled Watchdog Timer Enable bit⁽¹⁾

 1 = Watchdog Timer is on
 0 = Watchdog Timer is off

Note 1: The REGSLP bit is automatically cleared when a Low-Voltage Detect condition occurs.

2: This bit has no effect if the Configuration bit, WDTEN, is enabled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
RCON	IPEN		CM	RI	TO	PD	POR	BOR	52
WDTCON	REGSLP			_	_	_	_	SWDTEN	52

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

22.3 On-Chip Voltage Regulator

All of the PIC18F85J11 family devices power their core digital logic at a nominal 2.5V. For designs that are required to operate at a higher typical voltage, such as 3.3V, all devices in the PIC18F85J11 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the ENVREG pin. Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR filter capacitor must be connected to the VDDCORE/VCAP pin (Figure 22-2). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 25.3 "DC Characteristics: PIC18F85J11 Family (Industrial)".

If ENVREG is tied to VSS, the regulator is disabled. In this case, separate power for the core logic at a nominal 2.5V must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 22-2 for possible configurations.

22.3.1 VOLTAGE REGULATION AND LOW-VOLTAGE DETECTION

When it is enabled, the on-chip regulator provides a constant voltage of 2.5V nominal to the digital core logic. The regulator can provide this level from a VDD of about 2.5V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 2.5V.


In order to prevent "brown-out" conditions, the regulator enters Tracking mode when the voltage drops too low for the regulator. In Tracking mode, the regulator output follows VDD, with a typical voltage drop of 100 mV.

The on-chip regulator includes a simple Low-Voltage Detect (LVD) circuit. If VDD drops too low to maintain approximately 2.45V on VDDCORE, the circuit sets the Low-Voltage Detect Interrupt Flag, LVDIF (PIR2<2>), and clears the REGSLP (WDTCON<7>) bit if it was set.

This can be used to generate an interrupt and put the application into a low-power operational mode or to trigger an orderly shutdown. Low-Voltage Detection is only available when the regulator is enabled.

FIGURE 22-2:

CONNECTIONS FOR THE ON-CHIP REGULATOR



22.3.2 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC18F85J11 family devices also have a simple Brown-out Reset capability. If the voltage supplied to the regulator falls to a level that is inadequate to maintain a regulated output for full-speed operation, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<0>).

The operation of the Brown-out Reset is described in more detail in Section 4.4 "Brown-out Reset (BOR)" and Section 4.4.1 "Detecting BOR".

22.3.3 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

22.3.4 OPERATION IN SLEEP MODE

When enabled, the on-chip regulator always consumes a small incremental amount of current over IDD. This includes when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator can be configured to automatically disable itself whenever the device goes into Sleep mode. This feature is controlled by the REGSLP bit (WDTCON<7>). Setting this bit disables the regulator in Sleep mode and reduces its current consumption to a minimum.

Substantial Sleep-mode power savings can be obtained by setting the REGSLP bit, but this will increase device wake-up time to ensure the regulator has enough time to stabilize.

The REGSLP bit is cleared automatically by hardware when a Low-Voltage Detect condition occurs. The REGSLP bit can be set again in software, which would keep the voltage regulator in Low-Power mode. This is not recommended, however, if any write operations to the Flash will be performed.

22.4 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period, from oscillator start-up to code execution, by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is HS or HSPLL (Crystal-Based) modes. Since the EC and ECPLL modes do not require an Oscillator Start-up Timer delay, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer, after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.

In all other power-managed modes, Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

22.4.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power-managed modes, including serial SLEEP instructions (refer to **Section 3.1.4 "Multiple Sleep Commands"**). In practice, this means that user code can change the SCS1:SCS0 bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.





FIGURE 22-3: TIMING TRANSITION FOR TWO-SPEED START-UP (INTRC TO HSPLL)

22.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provides a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 22-4) is accomplished by creating a sample clock signal which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 22-5). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition); and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 22.4.1 "Special Considerations for Using Two-Speed Start-up" for more details.


The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

22.5.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTRC clock when a clock failure is detected. This may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock Monitor events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTRC source.



22.5.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 2H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTRC oscillator provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexor. The OSCCON register will remain in its Reset state until a power-managed mode is entered.

22.5.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexor selects the clock source selected by the OSCCON register. Fail-Safe Clock Monitoring of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTRC multiplexor. An automatic transition back to the failed clock source will not occur.

22.5.4 POR OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is either EC or INTRC mode, monitoring can begin immediately following these events.

For HS or HSPLL modes, the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FSCM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 22.4.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.

22.6 Program Verification and Code Protection

For all devices in the PIC18F85J11 family of devices, the on-chip program memory space is treated as a single block. Code protection for this block is controlled by one Configuration bit, CP0. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

22.6.1 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against untoward changes or reads in two ways. The primary protection is the write-once feature of the Configuration bits which prevents reconfiguration once the bit has been programmed during a power cycle. To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the CP0 bit is set, the source data for device configuration is also protected as a consequence.

22.7 In-Circuit Serial Programming

PIC18F85J11 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

22.8 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to '0', the in-circuit debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 22-4 shows which resources are required by the background debugger.

TABLE 22-4: DEBUGGER RESOURCES

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

23.0 INSTRUCTION SET SUMMARY

The PIC18F85J11 family of devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

23.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type, and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-Oriented operations
- Bit-Oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 23-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 23-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The File Select Register (specified by 'f').
- 2. The destination of the result (specified by 'd').
- 3. The accessed memory (specified by 'a').

The File Select Register designator, 'f', specifies which File Select Register is to be used by the instruction. The destination designator, 'd', specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the File Select Register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The File Select Register (specified by 'f').
- 2. The bit in the File Select Register (specified by 'b').
- 3. The accessed memory (specified by 'a').

The bit field designator, 'b', selects the number of the bit affected by the operation, while the File Select Register designator, 'f', represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a File Select Register (specified by 'k').
- The desired FSR register to load the literal value into (specified by 'f').
- No operand required (specified by '---').

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n').
- The mode of the CALL or RETURN instructions (specified by 's').
- The mode of the table read and table write instructions (specified by 'm').
- No operand required (specified by '---').

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 23-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The instruction set summary, shown in Table 23-2, lists the standard instructions recognized by the Microchip MPASM[™] Assembler.

Section 23.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 23-1: OPCODE FIELD DESCRIPTIONS

Field	Description				
a	RAM access bit:				
	a = 0: RAM location in Access RAM (BSR register is ignored)				
	a = 1: RAM bank is specified by BSR register				
bbb	Bit address within an 8-bit File Select Register (0 to 7).				
BSR	Bank Select Register. Used to select the current RAM bank.				
C, DC, Z, OV, N	ALU STATUS bits: Carry, Digit Carry, Zero, Overflow, Negative.				
d	Destination select bit:				
	d = 0: store result in WREG				
	d = 1: store result in File Select Register f				
dest	Destination: either the WREG register or the specified register file location.				
f	8-bit register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).				
fs	12-bit register file address (000h to FFFh). This is the source address.				
f _d	12-bit register file address (000h to FFFh). This is the destination address.				
GIE	Global Interrupt Enable bit.				
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).				
label	Label name.				
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:				
*	No change to register (such as TBLPTR with table reads and writes)				
*+	Post-Increment register (such as TBLPTR with table reads and writes)				
* _	Post-Decrement register (such as TBLPTR with table reads and writes)				
+*	Pre-Increment register (such as TBLPTR with table reads and writes)				
n	The relative address (2's complement number) for relative branch instructions or the direct address for				
	Call/Branch and Return instructions.				
PC	Program Counter.				
PCL	Program Counter Low Byte.				
PCH	Program Counter High Byte.				
PCLATH	Program Counter High Byte Latch.				
PCLATU	Program Counter Upper Byte Latch.				
PD	Power-Down bit.				
PRODH	Product of Multiply High Byte.				
PRODL	Product of Multiply Low Byte.				
s	Fast Call/Return mode select bit:				
	s = 0: do not update into/from shadow registers				
	s = 1: certain registers loaded into/from shadow registers (Fast mode)				
TBLPTR	21-bit Table Pointer (points to a program memory location).				
TABLAT	8-bit Table Latch.				
TO	Time-out bit.				
TOS	Top-of-Stack.				
u	Unused or unchanged.				
WDT	Watchdog Timer.				
WREG	Working register (accumulator).				
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.				
zs	7-bit offset value for Indirect Addressing of register files (source).				
z _d	7-bit offset value for Indirect Addressing of register files (destination).				
a { }	Optional argument.				
[text]	Indicates an Indexed Address.				
(text)	The contents of text.				
[expr] <n></n>	Specifies bit n of the register indicated by the pointer, expr.				
→	Assigned to.				
< >	Register bit field.				
< > E	In the set of.				
italics	User-defined term (font is Courier New).				

GENERAL FORMAT FOR INSTRUCTIONS	
Byte-Oriented File Select Register operations	Example Instruction
15 10 9 8 7 0	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
d = 0 for result destination to be WREG register d = 1 for result destination to be File Select Register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit File Select Register address	
Byte to Byte move operations (2-word)	
15 12 11 0	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f 10 bit File Celest Desister address	
f = 12-bit File Select Register address	
Bit-Oriented File Select Register operations	
15 12 11 9 8 7 0	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit File Select Register address Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations	
15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
1111 n<19:8> (literal)	
S = Fast bit	
S = Fast bit	
S = Fast bit 15 11 10 0	
	BRA MYFUNC
15 11 10 0	BRA MYFUNC
15 11 10 0 OPCODE n<10:0> (literal)	BRA MYFUNC BC MYFUNC

TABLE 23-2: PIC18F85J11 FAMILY INSTRUCTION SET

Mnemonic,				16-l	oit Instr	uction V	Vord	Status	
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1 ΄	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1 ΄	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
I	3, u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	,
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	,
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	Ć, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff		Z, N	
SETF	f, a	Set f	1	0110	100a	ffff		None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	,
I		Borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB		Subtract WREG from f with	1		10da	ffff	ffff	C, DC, Z, OV, N	,
. –	, -, -,	Borrow				-	_	, _, , _ , _	
SWAPF	f, d, a	Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	ffff		None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1		10da	ffff		Z, N	, _

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnem	onic,	Description	Cycles	16-l	oit Instr	uction V	Vord	Status	Notes
Opera	inds	Description	Cycles	MSb		LSb		Affected	Notes
BIT-ORIEI	NTED OF	PERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROI		ATIONS						•	
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	—	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push Top of Return Stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software Device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s	GIE/GIEH,	1
								PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

DIGAGE ALL FAMILY INCTRUCTION OFT (CONTINUED)

When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that Note 1: value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnem	onic,	Description	Cycles	16-bit Instruction Word				Status	Notes	
Operands		Description	Cycles	MSb			LSb	Affected	Notes	
LITERAL	OPERAT	TIONS								
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N		
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N		
IORLW	k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N		
LFSR	f, k	Move Literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None		
		to FSR(f) 1st word		1111	0000	kkkk	kkkk			
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None		
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None		
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None		
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None		
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N		
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N		
DATA ME	MORY ←	PROGRAM MEMORY OPERATIO	NS							
TBLRD*		Table Read	2	0000	0000	0000	1000	None		
TBLRD*+		Table Read with Post-Increment		0000	0000	0000	1001	None		
TBLRD*-		Table Read with Post-Decrement		0000	0000	0000	1010	None		
TBLRD+*		Table Read with Pre-Increment		0000	0000	0000	1011	None		
TBLWT*		Table Write	2	0000	0000	0000	1100	None		
TBLWT*+		Table Write with Post-Increment		0000	0000	0000	1101	None		
TBLWT*-		Table Write with Post-Decrement		0000	0000	0000	1110	None		
TBLWT+*		Table Write with Pre-Increment		0000	0000	0000	1111	None		

TABLE 23-2: PIC18F85J11 FAMILY INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

23.1.1 STANDARD INSTRUCTION SET

ADD	LW	ADD Literal to W		ADD Literal to W		ADDWF	ADD W to	f	
Synta	ax:	ADDLW k			Syntax:	ADDWF f {	ADDWF f {,d {,a}}		
Oper	ands:	$0 \le k \le 255$			Operands:	$0 \le f \le 255$			
Oper	ation:	$(W) + k \rightarrow V$	N			$d \in [0, 1]$			
Statu	s Affected:	N, OV, C, D	0C, Z		Operation	$a \in [0, 1]$	doot		
Enco	ding:	0000	1111 kkł	k kkkk	Operation:	$(W) + (f) \rightarrow$			
Description: The contents of W are added to the		Status Affected:	N, OV, C, [
		8-bit literal 'k' and the result is placed in W. 1		Encoding: Description:	0010 Add W to r		ff ffff		
Word				Description.	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the				
		1					ored back in re	egister 'f'	
Cycle		I				(default).			
QC	ycle Activity: Q1	Q2	Q3	Q4			If 'a' is '0', the Access Bank is s If 'a' is '1', the BSR is used to se		
	Decode	Read	Process	Write to		GPR bank			
	Dooodo	literal 'k'	Data	W		lf 'a' is '0' a	nd the extend	ded instructio	
Exar	Before Instruc W = After Instructic	tion 10h n	.5h			mode wher Section 23 Bit-Oriente	Literal Offset never f ≤ 95 (£ 3.2.3 "Byte-O ed Instruction set Mode" fo	5Fh). See riented and ns in Indexe	
	W =	25h			Words:	1			
					Cycles:	1			
					Q Cycle Activity:				
					Q1	Q2	Q3	Q4	
					Decode	Read register 'f'	Process Data	Write to destination	
						register i	Dala	destination	
					Example:	ADDWF	REG, 0, 0	C	
					Before Instru				
					W REG	= 17h = 0C2h			
					After Instruct	tion			
					W REG	= 0D9h = 0C2h			

symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC				h it to 1			
		ADD W ar					
Syntax:		ADDWFC					
Operands:		$0 \le f \le 255$					
		d ∈ [0, 1] a ∈ [0, 1]					
Operation:		(W) + (f) +	$(C) \rightarrow de$	est			
Status Affected	1:	N, OV, C,	• •				
Encoding:	••	0010	00da	fff	f	ffff	
U U							
Description:		Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.					
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).					
		If 'a' is '0' a set is enab in Indexed mode whe Section 2: Bit-Orient Literal Off	bled, this i Literal O never f ≤ 3.2.3 "By ed Instru	nstruc ffset A 95 (5F te-Ori ctions	tion ddre h). ente s in	operates essing See ed and Indexed	
Words:		1					
Cycles:		1					
Q Cycle Activ	itv						
Q1		Q2	Q3			Q4	
Decod	e	Read	Proce	1	W	rite to	
		register 'f'	Data	a	des	tination	
Example:		ADDWFC	REG,	0, 1	_		
Before In	structi	ion					
Carr REG	y bit	= 1 = 02h					

ANDLW		AND L	AND Literal with W						
Syntax:		ANDLW	/ k						
Operand	s:	$0 \le k \le$	$0 \le k \le 255$						
Operatio	n:	4A. (W)	(W) .AND. $k \rightarrow W$						
Status A	ffected:	N, Z							
Encoding	g:	0000)	1011	kkł	ck	kkkk		
Descripti	ion:			nts of W a 'k'. The r			I with the aced in W.		
Words:		1							
Cycles:		1							
Q Cycle	Activity:								
	Q1	Q2		Q3	}	Q4			
[Decode	Read lite	ral	Proce	SS	v	/rite to		
		ʻk'		Data	a		W		
Example	<u>e:</u>	ANDLW		05Fh					
20.	ore Instruc W er Instructio	= A3h	l						

= 03h

W

Delote instruct	lion	
Carry bit	=	1
REG	=	02h
W	=	4Dh
After Instructio	n	
Carry bit	=	0
REG	=	02h
W	=	50h

DS39774C-page 292

ANDW	F	AND W wi	th f					
Syntax		ANDWF f {	,d {,a}}					
Operar	nds:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$	d ∈ [0, 1]					
Operati	ion:	(W) .AND.	(f) \rightarrow dest					
Status	Affected:	N, Z						
Encodi	ng:	0001	01da	fff	f	ffff		
Descrip	otion:	The contents of W are ANDed with register 'f'. If 'd' is '0', the result is store in W. If 'd' is '1', the result is stored bac in register 'f' (default).						
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).						
		set is enab in Indexed mode when Section 23 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:		1						
Cycles	:	1						
Q Cyc	le Activity:							
	Q1	Q2	Q3			Q4		
	Decode	Read register 'f'	Proces Data	s		/rite to stination		
<u>Examp</u>	le:	ANDWF	REG, 0	, 0				
Be	efore Instruc							
Af	W REG ter Instructio	= 17h = C2h on						
	W REG	= 02h = C2h						

BC		Branch if C	Carry						
Synta	ax:	BC n							
Oper	ands:	-128 ≤ n ≤ 1	-128 ≤ n ≤ 127						
Oper	ation:	if Carry bit i (PC) + 2 + 2	-	;					
Statu	s Affected:	None							
Enco	ding:	1110	0010	nnnn	nnnn				
Description: If the Carry bit is '1', then the prograwill branch.									
		The 2's complement number '2n' is added to the PC. Since the PC will hav incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.							
Word	ls:	1							
Cycle	es:	1(2)	1(2)						
Q C If Ju	ycle Activity: mp:								
	Q1	Q2	Q3	;	Q4				
	Decode	Read literal 'n'	Proce Data		Vrite to PC				
	No	No	No		No				
	operation	operation	operat	ion op	peration				
lf No	o Jump:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal	Proce		No				
		'n'	Data		peration				

Example:	HERE	BC	5
Before Instruction PC After Instruction	=	address	(HERE)
If Carry PC If Carry PC	= = =	0;	(HERE + 12) (HERE + 2)

© 2007 Microchip Technology Inc.

BCF	Bit Clear f						
Syntax:	BCF f, b {,a	a}					
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0, 1]	$0 \le b \le 7$					
Operation:	$0 \rightarrow f < b >$						
Status Affected:	None						
Encoding:	1001	bbba	ffff	ffff			
Description:	Bit 'b' in reg	gister 'f' is	s cleared				
	lf 'a' is '1', t	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).					
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read	Proce	SS	Write			
	register 'f'	Data	a re	egister 'f'			
Example:	BCF I	FLAG_RE	G, 7,	0			
Before Instruction FLAG_REG = C7h After Instruction							

 $FLAG_REG = 47h$

operando.	120 311 31	21			
Operation:	0	if Negative bit is '1', (PC) + 2 + 2n \rightarrow PC			
Status Affected:	None				
Encoding:	1110	0110 nnr	nn nnnn		
Description:	If the Negat program wil	ive bit is '1', th I branch.	ien the		
	added to the incremented instruction,	pplement numl e PC. Since the d to fetch the r the new addre n. This instruct astruction.	e PC will have next ess will be		
Words:	1				
Cycles:	1(2)				
Q Cycle Activity: If Jump:					
Q1	Q2	Q3	Q4		
Decode	Read literal 'n'	Process Data	Write to PC		
No	No	No	No		
operation	operation	operation	operation		
If No Jump:					
	~~	00	Q4		
Q1	Q2	Q3			
Q1 Decode	Q2 Read literal 'n'	Q3 Process Data	No operation		
	Read literal	Process	No		
Decode	Read literal 'n' HERE	Process Data	No		

Branch if Negative

 $-128 \le n \le 127$

BN n

ΒN

Syntax:

Operands:

BNC		Branch if I	Not Carry	/		
Synt	ax:	BNC n				
Oper	rands:	-128 ≤ n ≤	127			
Oper	ration:	if Carry bit (PC) + 2 +				
Statu	is Affected:	None				
Enco	oding:	1110	1110 0011 nnnn nnnr			
Desc	cription:	If the Carry will branch		then the	e program	
		The 2's cor added to th incremente instruction, PC + 2 + 2 two-cycle in	e PC. Sir d to fetch the new n. This in	nce the P In the nex address struction	C will have t will be	
Word	ds:	1				
Cycle	es:	1(2)	1(2)			
	ycle Activity: Imp:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Proce Data		Write to PC	
	No operation	No operation	No operat	ion c	No operation	
If No	o Jump:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Proce Data		No operation	
<u>Exar</u>	nple:	HERE	BNC	Jump		
	Before Instruct PC After Instruction If Carry PC If Carry PC	= ad on = 0; = ad = 1;	ldress (HERE) Jump) HERE +	2)	

BNN Branch if Not Negative						
Synta	ax:	BNN n				
Oper	ands:	-128 ≤ n ≤ 1	127			
Oper	ation:	0	if Negative bit is '0', (PC) + 2 + 2n \rightarrow PC			
Statu	is Affected:	None				
Enco	oding:	1110	0111 nn	nn nnnn		
Desc	ription:	If the Negat program wi	tive bit is '0', th Il branch.	nen the		
		added to the incremented instruction,	nplement num e PC. Since th d to fetch the r the new addre n. This instruct istruction.	e PC will have next ess will be		
Word	ls:	1				
Cycle	es:	1(2)				
Q C If Ju	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	Write to PC		
	No operation	No operation	No operation	No operation		
lf No	o Jump:					
	Q1	Q2	Q3	Q4		
	Decode	Read literal 'n'	Process Data	No operation		
<u>Exan</u>	nple:	HERE	BNN Jump			
	Before Instruc PC After Instructio If Negativ PC	= ad on ve = 0; = ad	dress (HERE)			
	If Negativ PC		dress (HERE	+ 2)		

BNO	v	Branch if N	lot Overflow		
Synta	ax:	BNOV n			
Oper	ands:	-128 ≤ n ≤ 1	127		
Oper	ation:	if Overflow bit is '0', (PC) + 2 + 2n \rightarrow PC			
Statu	s Affected:	None			
Enco	ding:	1110	0101 nnr	nn nnnn	
Desc	ription:	If the Overflow bit is '0', then the program will branch.			
		added to the incremented instruction,	nplement numl e PC. Since the d to fetch the r the new addre n. This instruct istruction.	e PC will have next ess will be	
Words: 1					
Cycle	es:	1(2)			
Q C If Ju	ycle Activity: mp:				
	Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	Write to PC	
	No	No	No	No	
	operation	operation	operation	operation	
lf No	o Jump:				
	Q1	Q2	Q3	Q4	
	Decode	Read literal	Process	No	
		ʻn'	Data	operation	
<u>Exan</u>	nple:	HERE	BNOV Jump		
	Before Instruc PC After Instructio	= ad	dress (HERE)		
	If Overflo PC If Overflo PC	= ad w = 1;	dress (Jump) dress (HERE		

Syntax:	BNZ n				
Operands:	-128 ≤ n ≤ 1	127			
Operation:	if Zero bit is (PC) + 2 + 2	,			
Status Affected:	None	None			
Encoding:	1110	1110 0001 nnnn nnnn			
Description:	If the Zero I will branch.	oit is '0',	then the	program	
The 2's complement number, '2n', is added to the PC. Since the PC will hav incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Words:	1				
Cycles:	1(2)				
Q Cycle Activity:					
2					
Q Cycle Activity:	Q2	Q3		Q4	
Q Cycle Activity: If Jump:	Q2 Read literal 'n'	Q3 Proce Data	SS	Q4 Write to PC	
Q Cycle Activity: If Jump: Q1	Read literal	Proce	SS	Write to	
Q Cycle Activity: If Jump: Q1 Decode	Read literal 'n'	Proce Data	SS 1	Write to PC	
Q Cycle Activity: If Jump: Q1 Decode No	Read literal 'n' No	Proce Data No	SS 1	Write to PC No	
Q Cycle Activity: If Jump: Q1 Decode No operation	Read literal 'n' No	Proce Data No	ss a ion d	Write to PC No	
Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump:	Read literal 'n' No operation	Proce Data No operat	ss a ion (Write to PC No operation	
Q Cycle Activity: If Jump: Q1 Decode No operation If No Jump: Q1	Read literal 'n' No operation Q2	Proce Data No operat	ss a ion (Write to PC No operation Q4	

After Instruction		
If Zero	=	0;
PC	=	address (Jump)
If Zero	=	1;
PC	=	address (HERE + 2)

BRA		Unconditio	nal Bra	hch		
		BRAn	Unconditional Branch			
Synta		2				
Oper	ands:	-1024 ≤ n ≤	1023			
Oper	ation:	(PC) + 2 +	$2n \rightarrow PC$			
Statu	s Affected: None					
Enco	oding:	1101	0nnn	nnnn	nnnn	
Desc	ription:	Add the 2's complement number, '2n', to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.				
Word	ls:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Proce Data		/rite to PC	
	No	No	No		No	
	operation	operation	operat	ion op	eration	
<u>Exan</u>	n <u>ple:</u> Before Instruc PC After Instructic PC	= ad	dress (I	Jump HERE) Jump)		

BSF	Bit Set f			
Syntax:	BSF f, b {,	a}		
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0, 1]	5		
Operation:	$1 \rightarrow \text{f}$			
Status Affected:	None			
Encoding:	1000	bbba	ffff	ffff
Description:	Bit 'b' in re	gister 'f' i	s set.	
	If 'a' is '0', If 'a' is '1', GPR bank	the BSR	is used to	

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details.

Cycles:	1	
Q Cycle Activity:		
Q1		Q2

1

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example:

Words:

FLAG_REG, 7, 1 BSF Before Instruction FLAG_REG 0Ah = After Instruction FLAG_REG 8Ah =

© 2007 Microchip Technology Inc.

BTFS	SC	Bit Test File	, Skip if Clear		
Synta	ax:	BTFSC f, b {	,a}		
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0, 1] \end{array}$			
Oper	ation:	skip if (f)	= 0		
Statu	s Affected:	None			
Enco	ding:	1011	bbba ff	ff ffff	
Desc	ription:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction.			
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).			
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Word	s:	1			
Cycle	es:		cles if skip and 2-word instruc		
QC	ycle Activity:	_	_	_	
	Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process Data	No operation	
lf sk	ip:	logioto: I	244	operation	
	Q1	Q2	Q3	Q4	
	No	No	No	No	
If ok	operation ip and followed	operation	operation	operation	
11 51	Q1	Q2	Q3	Q4	
	No	No	No	No	
	operation	operation	operation	operation	
	No	No	No	No	
	operation	operation	operation	operation	
<u>Exam</u>	<u>nple:</u>	HERE BI FALSE : TRUE :	FSC FLAG	, 1, 0	
	Before Instruct PC After Instruction	= add	ress (HERE)		
	If FLAG< PC If FLAG<	l> = 0; = add	ress (TRUE)		

BTFS	SS	Bit Test File	, Skip if Set			
Synta	ax:	BTFSS f, b {	,a}			
Oper	ands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0, 1]				
Oper	ation:	skip if (f)	= 1			
Statu	s Affected:	None				
Enco	ding:	1010	bbba ffi	ff ffff		
	ription:	If bit 'b' in re- instruction is the next instruction current instru- and a NOP is	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction.			
			e Access Bank BSR is used to default).			
If 'a' is '0' and the extended instruction set is enabled, this instruction operat Indexed Literal Offset Addressing mo whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexo Literal Offset Mode" for details.			on operates in essing mode nted and in Indexed			
Word	ls:	1				
Cycle	es:		ycles if skip and a 2-word instru			
QC	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process Data	No operation		
lf sk	in [.]	register i	Dala	operation		
ii on	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
lf sk	ip and followed	by 2-word ins	truction:			
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No operation	No operation	No operation	No operation		
	operation	operation	operation	operation		
Example:		HERE BI FALSE : TRUE :	IFSS FLAG	, 1, 0		
	Before Instruct					
	PC After Instructio		ress (HERE)			
	After Instructio ⁻ If FLAG					
	If FLAG< PC If FLAG< PC	= add 1> = 1;	ress (FALSE)			
			(1101)			

BTG	Bit Toggle	f		
Syntax:	BTG f, b {,a	a}		
Operands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0, 1]			
Operation:	$(\overline{f} < b >) \to f <$:b>		
Status Affected:	None			
Encoding:	0111	bbba	ffff	ffff
Description:	Bit 'b' in da inverted.	ta memor	y location	ʻf' is
	lf 'a' is '0', t If 'a' is '1', t GPR bank	he BSR is		
	If 'a' is '0' a set is enab in Indexed mode wher Section 23 Bit-Oriente Literal Offe	led, this in Literal Off never f ≤ 9 2.2.3 "Byte ed Instruc	astruction set Addre 5 (5Fh). S e-Oriente ctions in	operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data		Write jister 'f'
Example: Before Instruc PORTC After Instructio	etion: = 0111 (ORTC, -		
PORTC		0101 [65	h]	

		Branch if C	Dvernow	
Synta	ax:	BOV n		
Oper	rands:	-128 ≤ n ≤ 1	127	
Oper	ration:	if Overflow (PC) + 2 + 2)	
Statu	is Affected:	None		
Enco	oding:	1110	0100 nnr	nn nnnn
Desc	cription:	If the Overfl program wil	low bit is '1', th Il branch.	ien the
		added to the incremented instruction,	nplement num e PC. Since the d to fetch the r the new addre n. This instruct istruction.	e PC will have next ess will be
Word	ls:	1		
Cycle	es:	1(2)		
	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
	No operation	No operation	No operation	No operation
IF NI	o Jump:			
IT INC				
IT IN(Q1	Q2	Q3	Q4
IT IN(•	Q2 Read literal 'n'	Q3 Process Data	Q4 No operation
IT ING	Q1 Decode	Read literal	Process	No
	Q1 Decode	Read literal 'n' HERE tion = add on w = 1; = add	Process Data	No operation

ΒZ		Branch if Z	lero		CAL	L	Subroutine	e Call	
Synt	ax:	BZ n			Synt	ax:	CALL k {,s}		
Oper	ands:	-128 ≤ n ≤ ⁻	127		Ope	rands:	$0 \le k \le 104$	8575	
Oper	ation:	if Zero bit is (PC) + 2 + 2	,		Ope	ration:	s ∈ [0, 1] (PC) + 4 →	TOS,	
Statu	is Affected:	None					$k \rightarrow PC < 20$):1>;	
Enco	oding:	1110	0000 nni	nn nnnn]		if $s = 1$, (W) \rightarrow WS,		
Desc	cription:	If the Zero I will branch.	oit is '1', then t	he program	J			\rightarrow STATUSS,	
		The 2's con	nplement num	ber, '2n', is	Statu	is Affected:	None		
		incremente instruction,	e PC. Since the d to fetch the r the new addre	next ess will be	1st v	oding: vord (k<7:0>) word(k<19:8>)	1110	110s k ₇ k k ₁₉ kkk kkl	
			n. This instruct	ion is then a	Desc	cription:	Subroutine	call of entire 2	2-Mbyte
Word	40.	two-cycle ir 1	ISTITUCTION.					nge. First, retu	
		-						oushed onto th e W, STATUS	e return stack. and BSB
Cycle		1(2)						e also pushed	
	ycle Activity:							shadow registe	
	Q1	Q2	Q3	Q4				and BSRS. If 's urs (default). T	
	Decode	Read literal	Process	Write to			20-bit value	e, 'k', is loaded	l into
		ʻn'	Data	PC	-		PC<20:1>. instruction.	CALL is a two	-cycle
	No operation	No operation	No operation	No operation	Word				
If No	o Jump:	operation	operation	operation			2		
	Q1	Q2	Q3	Q4	Cycl		2		
	Decode	Read literal	Process	No		ycle Activity:	00	00	04
		'n'	Data	operation]	Q1 Decode	Q2 Read literal	Q3 Push PC to	Q4 Read literal
<u>Exar</u>	nple:	HERE	BZ Jump			Decode	'k'<7:0>,	stack	'k'<19:8>, Write to PC
	Before Instruc					No	No	No	No
	PC After Instruction		dress (HERE))		operation	operation	operation	operation
	lf Zero PC	= 1; = ad	dress (Jump))	Exar	nple:	HERE	CALL THE	RE,1
	If Zero PC	= 0; = ad	dress (HERE	+ 2)		Before Instruc PC	ction = address	S (HERE)	
						After Instructi		- (
						PC	= address	(THERE)	

Instructio	n			
PC	=	address	(THERE)	
TOS	=	address	(HERE +	4)
WS	=	W		
BSRS	=	BSR		
STATUSS	=	STATUS		

CLRF	Clear f			
Syntax:	CLRF f {,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0, 1]			
Operation:	$\begin{array}{l} 000h \rightarrow f, \\ \texttt{l} \rightarrow Z \end{array}$			
Status Affected:	Z			
Encoding:	0110	101a	ffff	ffff
Description:	Clears the register.	contents	of the sp	ecified
	If 'a' is '0', t If 'a' is '1', t GPR bank	he BSR i		
	If 'a' is 'o' a set is enab in Indexed mode wher Section 23 Bit-Oriente Literal Offe	led, this i Literal Of never f ≤ 3.2.3 "By ed Instru	nstruction fset Addu 95 (5Fh). te-Orient ctions ir	n operates ressing See red and indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Write egister 'f'
Example: Before Instruc FLAG_R		_	REG,1	

FLAG_REG	=	5Ah
After Instruction		
FLAG REG	=	00h

CLR\	NDT	Clear Wat	chdog Ti	mer		
Synta	ax:	CLRWDT				
Opera	ands:	None				
Opera	ation:	$\begin{array}{l} 000h \rightarrow W \\ 000h \rightarrow W \\ 1 \rightarrow \overline{TO}, \\ 1 \rightarrow \overline{PD} \end{array}$,	caler,		
Statu	s Affected:	TO, PD				
Enco	ding:	0000	0000	000	00	0100
Desc	ription:	CLRWDT in Watchdog post <u>sca</u> ler and PD, ar	Timer. It a of the WI	also re	sets	
Word	s:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	No operation	Proce Data		ор	No eration
<u>Exam</u>	nple:	CLRWDT				
	Before Instruc WDT Co		?			

Before instruction		
WDT Counter	=	?
After Instruction		
WDT Counter	=	00h
WDT Postscaler	=	0
TO	=	1
PD	=	1

СОМ	IF	Compleme	ent f		
Synta	ax:	COMF f {,d	{,a}}		
Oper	ands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$			
Oper	ation:	$\overline{f} \rightarrow dest$			
Statu	s Affected:	N, Z			
Enco	ding:	0001	11da f	fff	ffff
Desc	ription:	complemer stored in W	ts of registen nted. If 'd' is '. If 'd' is '1', c in register '	'0', the the res	e result is sult is
		,	he Access E he BSR is us (default).		
			nd the exter		
		in Indexed mode wher Section 23 Bit-Oriente	Literal Offse never f ≤ 95 2.3 "Byte-0 ed Instructionset Mode" fo	(5Fh). Driente ons in	essing See ed and Indexed
Word	ls:	in Indexed mode wher Section 23 Bit-Oriente	never f ≤ 95 .2.3 "Byte-0 ed Instructio	(5Fh). Driente ons in	essing See ed and Indexed
Word		in Indexed mode wher Section 23 Bit-Oriente Literal Offs	never f ≤ 95 .2.3 "Byte-0 ed Instructio	(5Fh). Driente ons in	essing See ed and Indexed
Cycle		in Indexed mode when Section 23 Bit-Oriente Literal Offs 1	never f ≤ 95 .2.3 "Byte-0 ed Instructio	(5Fh). Driente ons in	essing See ed and Indexed
Cycle	es:	in Indexed mode when Section 23 Bit-Oriente Literal Offs 1	never f ≤ 95 .2.3 "Byte-0 ed Instructio	(5Fh). Driente ons in	essing See ed and Indexed
Cycle	es: ycle Activity:	in Indexed mode wher Section 23 Bit-Oriente Literal Offs 1 1 Q2 Read	ever f ≤ 95 .2.3 "Byte-0 ed Instructio set Mode" fo Q3 Process	(5Fh). Driente ons in or deta	essing See ed and Indexed ills. Q4 Vrite to
Cycle	es: ycle Activity: Q1	in Indexed mode wher Section 23 Bit-Oriente Literal Offs 1 1 Q2	never f ≤ 95 (.2.3 "Byte-0 ed Instructionset Mode" for set Mode" for Q3	(5Fh). Driente ons in or deta	essing See ed and Indexed ills. Q4
Cycle	es: ycle Activity: Q1 Decode	in Indexed mode wher Section 23 Bit-Oriente Literal Offs 1 1 Q2 Read	ever f ≤ 95 .2.3 "Byte-0 ed Instructio set Mode" fo Q3 Process	(5Fh). Driente ons in or deta	essing See ed and Indexed ills. Q4 Vrite to
Cycle Q C <u>Exan</u>	es: ycle Activity: Q1 Decode	in Indexed mode wher Section 23 Bit-Oriente Literal Offs 1 1 Q2 Read register 'f' COMF tion = 13h	ever f ≤ 95 .2.3 "Byte-0 ed Instruction set Mode" for Q3 Process Data	(5Fh). Driente ons in or deta	essing See ed and Indexed ills. Q4 Vrite to

CPFS	SEQ	Compare f	with W, Skip	if f = W
Synta	ax:	CPFSEQ f	{.a}	
Opera		0 ≤ f ≤ 255 a ∈ [0, 1]	()~J	
Opera	ation:	(f) – (W), skip if (f) = (
Statu	s Affected:	(unsigned c None	omparison)	
Enco		0110	001a fff	f ffff
	ription:	Compares t location 'f' t	he contents of o the contents an unsigned s	data memory of W by
		discarded a	en the fetched nd a NOP is ex king this a two	recuted
			he Access Bar he BSR is use (default).	
		set is enabl in Indexed I mode when Section 23 Bit-Oriente	nd the extende ed, this instruc Literal Offset A ever f ≤ 95 (5F .2.3 "Byte-Ori d Instruction set Mode" for	tion operates ddressing h). See ented and s in Indexed
Word	s:	1		
Cycle	es:	•	cles if skip and 2-word instruc	
0 0	cle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read	Process	No
lf ski	p:	register 'f'	Data	operation
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
IT SKI	ip and followed Q1	Q2	Q3	Q4
]	No	No	No	No
	operation	operation	operation	operation
	No	No operation	No operation	No
<u>Exam</u>	operation	HERE NEQUAL	CPFSEQ REG	operation
	Before Instruc PC Addre W REG After Instructic If REG PC If REG PC	ess = HE = ? = ? on = W; = Ad ≠ W;	dress (EQUA)	

CPFS	SGT	Compare f	with W, Skip	iff>W
Synta	ax:	CPFSGT f {	,a}	
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0, 1]		
Oper	ation:	(f) - (W),		
•		skip if (f) > (unsigned c		
Statu	s Affected:	None	ompansonj	
Enco		0110	010a fff	f ffff
	ription:		the contents of	
Dese		location 'f' t	o the contents an unsigned s	of the W by
		contents of instruction i executed in	nts of 'f' are gr WREG, then t s discarded ar stead, making	he fetched nd a NOP is
		two-cycle ir	struction.	
			he Access Bar he BSR is use (default).	
		set is enabl in Indexed I mode when Section 23 Bit-Oriente	nd the extende ed, this instruc Literal Offset A lever f ≤ 95 (5F .2.3 "Byte-Ori d Instruction set Mode" for	tion operates addressing Th). See ented and s in Indexed
Word	ls:	1		
Cycle	es:	1(2)		
,		Note: 3 c	ycles if skip ar	
~ ~		by	a 2-word instru	uction.
QU	ycle Activity: Q1	Q2	Q3	Q4
	Decode	Read	Process	No
	Dooddo	register 'f'	Data	operation
lf sk	ip:			
	Q1	Q2	Q3	Q4
	No	No	No	No
lfek	operation ip and followed	operation	operation	operation
11 51	Q1	Q2	Q3	Q4
1	No	No	No	No
	operation	operation	operation	operation
	No	No	No	No
	operation	operation	operation	operation
<u>Exan</u>	<u>nple:</u>	HERE NGREATER GREATER	CPFSGT RE : :	G, 0
	Before Instruc	tion		
	PC W		dress (HERE))
	vv After Instructio	= ?		
	If REG	> W;		
	PC	= Ad	dress (GREAT	ΓER)
	lf REG PC	≤ W; = Ad	dress (NGREA	ATER)

CPF	SLT	Compare f	with W, SI	kip if f <	< W
Synta	ax:	CPFSLT f {	,a}		
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0, 1]			
Oper	ation:	(f) – (W), skip if (f) < ((unsigned c)	
Statu	s Affected:	None			
Enco	ding:	0110	000a	ffff	ffff
Desc	ription:	Compares t location 'f' t performing	o the conte	ents of V	V by
		If the content contents of instruction i executed in two-cycle ir	W, then the s discarded stead, make	e fetche d and a	ed NOP is
		If 'a' is '0', ti If 'a' is '1', ti GPR bank	he BSR is ι		
Word	ls:	1			
Cycle	es:	1(2) Note: 3 cy	cles if skip	and fol	llowed
			a 2-word in		
QC	ycle Activity:	by a	a 2-word in		n.
QC	Q1	by a	Q3	structio	n. Q4
QC	• •	Q2 Read	2-word in Q3 Process	structio	n. Q4 No
	Q1 Decode	by a	Q3	structio	n. Q4
Q C If sk	Q1 Decode ip:	Q2 Read register 'f'	Q3 Process Data	structio	n. Q4 No peration
	Q1 Decode ip: Q1	Dy a Q2 Read register 'f' Q2	Q3 Process Data Q3	structio	n. Q4 No Deration Q4
	Q1 Decode ip:	Q2 Read register 'f'	Q3 Process Data	struction	n. Q4 No peration
lf sk	Q1 Decode ip: Q1 No operation	Dy a Q2 Read register 'f' Q2 No	Q3 Process Data Q3 No operation	struction	n. Q4 No peration Q4 No
lf sk	Q1 Decode ip: Q1 No operation	Q2 Read register 'f' Q2 No operation	Q3 Process Data Q3 No operation	struction	n. Q4 No peration Q4 No
lf sk	Q1 Decode ip: Q1 No operation ip and followe	Q2 Read register 'f' Q2 No operation d by 2-word in:	Q3 Process Data Q3 No operation struction:	struction	n. Q4 No peration Q4 No peration
lf sk	Q1 Decode ip: Q1 No operation ip and followe Q1	Dy a Q2 Read register 'f' Q2 No operation d by 2-word in: Q2	Q3 Process Data Q3 No operation struction: Q3	struction op	n. Q4 No <u>Deration</u> Q4 No Deration Q4
lf sk	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No	Q3 Process Data Q3 No operation struction: Q3 No operation No	n op	n. Q4 No peration Q4 No peration No No
lf sk	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation	Q3 Process Data Q3 No operation struction: Q3 No operatior	n op	n. Q4 No peration Q4 No peration Q4 No peration
lf sk	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation	Q3 Process Data Q3 No operation struction: Q3 No operation No operation	n op n op	n. Q4 No peration Q4 No peration No No
lf sk If sk <u>Exan</u>	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation No operation	Q3 Process Data Q3 No operation struction: Q3 No operation No operation	n op n op	n. Q4 No peration Q4 No peration No No
lf sk If sk <u>Exan</u>	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation No operation HERE LESS tion = Ad	Q3 Process Data Q3 No operation struction: Q3 No operation No operation	n op n op n op EG, 1	n. Q4 No peration Q4 No peration No No
lf sk If sk <u>Exan</u>	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC W	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation HERE NLESS LESS tion = Ad = ?	Q3 Process Data Q3 No operation struction: Q3 No operation No operation CPFSLT RI	n op n op n op EG, 1	n. Q4 No peration Q4 No peration No No
lf sk If sk <u>Exan</u>	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct W After Instruction	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation HERE No operation HERE LESS tion = Ad = ?	Q3 Process Data Q3 No operation: Q3 No operatior No operatior CPFSLT RI CPFSLT RI CPFSLT RI CPFSLT RI	n op n op n op EG, 1	n. Q4 No peration Q4 No peration No No
lf sk If sk <u>Exan</u>	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC W	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation d by 2-word in: Q2 No operation HERE No operation Substance No operation A No operation HERE LESS Stion = Ad = ?	Q3 Process Data Q3 No operation struction: Q3 No operation Struction: Q3 No operation CPFSLT RI CPFSLT RI CPFSLT RI CPFSLT RI CPFSLT RI	n op n op EG, 1	n. Q4 No peration Q4 No peration No No

DAW	,	Decimal A	djust W Regis	ter	DECF	Decrement	f	
Synta	ax:	DAW			Syntax:	DECF f {,d	{,a}}	
	Operands:NoneOperation:If $[W<3:0>>9]$ or $[DC = 1]$, then $(W<3:0>) + 6 \rightarrow W<3:0>;$		Operands:	0 ≤ f ≤ 255 d ∈ [0, 1] a ∈ [0, 1]				
		else (W<3:0>) –	,		Operation: Status Affected:	$(f) - 1 \rightarrow dest$ C, DC, N, OV, Z		
			> 9] or [C = 1], 6 → W<7:4>; → W<7:4>		Encoding: Description:	0000 Decrement result is sto	01da ff register 'f'. If ' red in W. If 'd' red back in re	d' is '0', the is '1', the
j		· · · · ·			If 'a' is '0', the Access Bank is selecte If 'a' is '1', the BSR is used to select the GPR bank (default).			
Desc	npuon.	resulting fro variables (e	om the earlier a each in packed es a correct pa	addition of two BCD format)		set is enabl in Indexed mode wher		Fh). See
Word		1				Bit-Oriente	d Instruction	s in Indexed
Cycle		1					set Mode" for	detalls.
QC	ycle Activity: Q1	Q2	Q3	Q4	Words:	1		
	Decode	Read register W	Process Data	Write W	Cycles: Q Cycle Activity:	1		
			Data		Q1	Q2	Q3	Q4
<u>Exan</u>	<u>nple 1:</u>	DAW			Decode	Read register 'f'	Process Data	Write to destination
	Before Instruc	ction				register i	Dala	destination
	W C DC	= A5h = 0 = 0			Example:		CNT, 1, 0	
	After Instructio W C DC	on = 05h = 1 = 0			Before Instruct CNT Z After Instructio	= 01h = 0		
	nple 2: Before Instruc W C DC	etion = CEh = 0 = 0			CNT Z	= 00h = 1		
	After Instruction	on = 34h						
	C DC	= 1 = 0						

DEC	FSZ	Decrement	t, Skip if 0					
Synta	ax:	DECFSZ f {	,d {,a}}					
Oper	ands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$	d ∈ [0, 1]					
Oper	ation:		$(f) - 1 \rightarrow dest,$ skip if result = 0					
Statu	is Affected:	None						
Enco	oding:	0010	0010 11da ffff ffff					
Desc	ription:	decremente placed in W	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).					
If the result is '0', the next instru- which is already fetched is disca and a NOP is executed instead, it a two-cycle instruction.								
	If 'a' is 'o', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank (default).							
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
Word	ls:	1						
Cycle	es:	rcles if skip and 2-word instru						
QC	ycle Activity:			_				
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	Write to destination				
lf sk	ip:	regiotor r	Dulu	dootination				
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
lf sk	•	d by 2-word in		<u>.</u>				
	Q1 No	Q2	Q3 No	Q4				
	operation	No operation	operation	No operation				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exan</u>	nple:	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP				
	Before Instruct PC	= Address	G (HERE)					
	After Instructio	= CNT – 1	I					
	If CNT PC	= 0; = Address	(CONTINUE)				
	If CNT PC	≠ 0; = Address						
	.0	. , (dd) 000	- 1111111 - 2	,				

DCFSNZ	Decrement	f, Skip if Not	0			
Syntax:	DCFSNZ f	DCFSNZ f {,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$	d ∈ [0, 1]				
Operation:	(f) – 1 \rightarrow de skip if resul					
Status Affected:	None					
Encoding:	0100	11da fff	f ffff			
Description:	decremente placed in W	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).				
	instruction discarded a	is not 'o', the i which is alreac and a NOP is e king it a two-c	ly fetched is cecuted			
	If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select th GPR bank (default).					
	set is enabl in Indexed I mode when Section 23 Bit-Oriente	nd the extende ed, this instruc Literal Offset A lever f ≤ 95 (5f .2.3 "Byte-Ori d Instruction set Mode" for	tion operates ddressing h). See ented and s in Indexed			
Words:	1					
Cycles:		ycles if skip ar a 2-word instru				
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read	Process	Write to			
lf skip:	register 'f'	Data	destination			
Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
If skip and followe	,		04			
Q1	Q2	Q3	Q4			
No operation	No operation	No operation	No operation			
No	No	No	No			
operation	operation	operation	operation			
Example:	ZERO	DCFSNZ TEM : :	IP, 1, 0			
Before Instruc TEMP After Instructio	=	?				

GOT	o	Unconditi	onal Brai	nch		
Synta	ax:	GOTO k				
Oper	ands:	$0 \le k \le 1048575$				
Oper	ation:	$k \rightarrow PC < 20:1 >$				
Status Affected: None						
	oding: vord (k<7:0>) word(k<19:8>)	1110 1111	1111 k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈	
Desc	ription:	GOTO allov anywhere range. The into PC<20 two-cycle i	within enti 20-bit va 0:1>. GOT	ire 2-Mbyt llue, 'k', is 0 is alway	e memory loaded	
Word	ls:	2				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k'<7:0>,	No operat	ion 'k'	ad literal <19:8>, ite to PC	
	No operation	No operation	No operat	ion op	No peration	

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Increment	f				
Syntax:	INCF f {,d	[,a}}				
Operands:	0 ≤ f ≤ 255 d ∈ [0, 1] a ∈ [0, 1]	d ∈ [0, 1]				
Operation:	(f) + 1 \rightarrow d	est				
Status Affected:	C, DC, N,	OV, Z				
Encoding:	0010	10da ff	ff ffff			
Description:	incremente placed in V	nts of register ' ed. If 'd' is '0', t V. If 'd' is '1', th k in register 'f'	he result is ne result is			
	lf 'a' is '1', t	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
	in Indexed mode when Section 23 Bit-Oriente	led, this instru Literal Offset <i>J</i> never f ≤ 95 (5 3.2.3 "Byte-O r ed Instruction set Mode" for	Addressing Fh). See riented and is in Indexed			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example:	INCF	CNT, 1, 0				
Before Instruc CNT Z C	tion = FFh = 0 = ? = 2					

INCFSZ Increment f, Skip if 0 Syntax: INCFSZ f {,d {,a}} Operands: $0 \leq f \leq 255$ $d\in\,[0,\,1]$ a ∈ [0, 1] Operation: (f) + 1 \rightarrow dest. skip if result = 0 Status Affected: None Encoding: 0011 11da ffff ffff Description: The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. (default) If the result is '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \leq 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination If skip: Q1 Q2 Q3 Q4 No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation operation No No No No operation operation operation operation Example: HERE INCFSZ CNT, 1, 0 NZERO ZERO **Before Instruction** PC Address (HERE) _ After Instruction CNT If CNT CNT + 1 _ = Address (ZERO) = ≠ Address (NZERO)

INFS	NZ	Increment	f, Skip if Not	0			
Synta	ax:	INFSNZ f {,	d {,a}}				
Oper	ands:	$0 \le f \le 255$					
		$d\in[0,1]$					
		a ∈ [0, 1]					
Oper	ation:	(f) + 1 \rightarrow de skip if result					
Statu	s Affected:	None					
Enco	ding:	0100	0100 10da ffff ffff				
Desc	ription:	The content	The contents of register 'f' are				
		placed in W	incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).				
		instruction v discarded a	If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle				
		instruction.	0	,			
		lf 'a' is '1', tl	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
If 'a' is '0' and the extended instruction set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexe Literal Offset Mode" for details.							
Word	ls:	1					
Cycle	es:		rcles if skip an 1 2-word instru				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
		register 'f'	Data	destination			
lf sk	•	00	00	04			
1	Q1 No	Q2 No	Q3	Q4 No			
	operation	operation	No operation	operation			
lf sk		d by 2-word ins					
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
			-				
<u>Exan</u>	<u>nple:</u>	HERE] ZERO NZERO	INFSNZ REG	, 1, O			
	Before Instruc PC	= Address	(HERE)				
	After Instructic REG If REG	= REG + ⁻	1				
	PC If REG PC	 ≠ 0; = Address = 0; = Address 					
		. (441000	()				

IORL	w	Inclusive	OR Litera	al with W			
Synta	ax:	IORLW k					
Oper	ands:	$0 \le k \le 258$	$0 \le k \le 255$				
Oper	ation:	(W) .OR. k	$x \rightarrow W$				
Status Affected:		N, Z	N, Z				
Encoding:		0000	1001	kkkk	kkkk		
Description:		The conter eight-bit lit in W.					
Words:		1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read literal 'k'	Proce Data		Vrite to W		
Exan	nole [.]	IORLW	35h				
	Before Instruct W After Instructio W	tion = 9Ah	5511				

IORWF	Inclusive (OR W wit	h f			
Syntax:	IORWF f {,	IORWF f {,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$					
Operation:	(W) .OR. (f) \rightarrow dest					
Status Affected:	N, Z					
Encoding:	0001	00da	fff	f	ffff	
Description:	ʻ0', the resi	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).				
	lf 'a' is '1', t	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3			Q4	
Decode	Read register 'f'	Proce Data			rite to tination	
Example: IORWF RESULT, 0, 1 Before Instruction RESULT = 13h W = 91h						

13h 93h

After Instruction RESULT = W

LFSI	R	Load FSR			
Synta	ax:	LFSR f, k			
Operands:		$0 \le f \le 2$ $0 \le k \le 409$	5		
Oper	ation:	$k \to FSRf$			
Statu	is Affected:	None			
Encoding:		1110 1111	1110 00ff 0000 k ₇ kk		k ₁₁ kkk kkkk
Desc	cription:	The 12-bit File Select			
Words:		2			
Cycles:		2			
Q Cycle Activity:					
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k' MSB	Proce Data	a li	Write teral 'k' MSB to FSRfH
	Decode	Read literal 'k' LSB	Proce Data		rite literal to FSRfL
<u>Exan</u>	After Instructi				
	FSR2H FSR2L	= 03	sh 3h		

MOVF	Move f							
Syntax:	: MOVF f {,d {,a}}							
Operands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$							
Operation:	$f \to \text{dest}$	$f \rightarrow dest$						
Status Affected:	N, Z							
Encoding:	0101 00da ffff ffff							
Description:	a destinatio status of 'd' placed in W placed back Location 'f'	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank.						
	If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operated in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexee Literal Offset Mode" for details							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
	Read Process Write							
Decode	Read register 'f'							
	register 'f'	Data						

моу	FF	Move f to	f			
Synta	ax:	MOVFF f _s ,	f _d			
Oper	ands:	$0 \le f_s \le 409$ $0 \le f_d \le 409$				
Oper	ation:	$(f_s) \to f_d$				
Statu	s Affected:	None				
1st w	oding: vord (source) word (destin.)	1100 1111	ffff ffff	fff fff		ffff _s ffff _d
Desc	ription:	moved to c Location of anywhere (000h to Fl destination	The contents of source register, ' f_{d} ', are moved to destination register, ' f_{d} '. Location of source, ' f_{s} ', can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination, ' f_{d} ', can also be anywhere from 000h to FFFh.			
		Either sour (a useful s				an be W
		MOVFF is p transferring peripheral buffer or a	g a data n register (:	, nemor such a	y loc	ation to a
		The MOVFE PCL, TOSI destination	J, TOSH			
Word	ls:	2				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Read register 'f'	Proce Data		ор	No eration

(src)

No

operation

No dummy read

MOVFF

= =

=

No

operation

REG1, REG2

33h 11h

33h 33h Write

register 'f' (dest)

Decode

Before Instruction REG1 REG2

After Instruction REG1 REG2

Example:

$MOVLW k$ $0 \le k \le 255$ $k \to BSR$ None	5			
$k \rightarrow BSR$ None	5			
None				
0000	0001	kkk	k	kkkk
The eight-bit literal 'k' is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains '0' regardless of the value of k_7 : k_4 .				
1				
1				
Q2	Q3	;		Q4
Read literal 'k'				te literal to BSR
MOVLB	5			
	Bank Sele of BSR<7: regardless 1 1 2 Read literal 'k' MOVLB	The eight-bit literal ' Bank Select Registe of BSR<7:4> always regardless of the va 1 1 2 <u>Q2</u> <u>Q3</u> <u>Read</u> <u>Proce</u> <u>literal 'k'</u> <u>Data</u> MOVLB 5	The eight-bit literal 'k' is lo Bank Select Register (BS of BSR<7:4> always rema regardless of the value of 1 1 2 2 2 2 3 8 2 3 8 2 4 3 7 2 2 3 3 8 2 4 3 7 3 7 4 3 7 3 7 4 3 7 3 7 4 3 7 4 3 7 4 3 7 4 3 7 4 3 7 4 3 7 4 3 7 4 7 8 7 7 4 3 8 7 7 4 7 8 7 7 4 7 8 7 7 4 7 8 7 7 8 7 8	The eight-bit literal 'k' is loade Bank Select Register (BSR). 1 of BSR<7:4> always remains regardless of the value of k ₇ :k 1 1 <u>Q2 Q3</u> <u>Read Process Wri</u> <u>literal 'k' Data 'k'</u> MOVLB 5

BSR Register = 02h After Instruction BSR Register = 05h

Move W to f

MOVWF f {,a} $0 \le f \le 255$

a ∈ [0, 1]

 $(W) \rightarrow f$

0110

256-byte bank.

111a

Move data from W to register 'f'. Location 'f' can be anywhere in the

If 'a' is '0', the Access Bank is selected.

ffff

ffff

None

моу	'LW	Move Literal to W					
Synta	ax:	MOVLW k					
Oper	ands:	$0 \le k \le 25$	5				
Oper	ation:	$k\toW$					
Statu	s Affected:	None	None				
Enco	ding:	0000	1110	kkk	k	kkkk	
Desc	ription:	The eight-	The eight-bit literal 'k' is loaded into W.				
Word	ls:	1	1				
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3	;		Q4	
	Decode	Read literal 'k'	Proce Data		W	/rite to W	
<u>Exan</u>	nple:	MOVLW	5Ah				
	After Instructio	n					

5Ah

=

	If 'a' is '1', the BSR is used to select the GPR bank (default).
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1

MOVWF

Syntax:

Operands:

Operation:

Encoding:

Description:

Status Affected:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

REG, 0

Example:

nple: MOVWF						
Before Instruction						
W	=	4Fh				
REG	=	FFh				
After Instructi	on					
W	=	4Fh				
REG	=	4Fh				

W

MUL	LW	Multiply Li	Multiply Literal with W				
Synta	ax:	MULLW k	MULLW k				
Oper	ands:	$0 \le k \le 255$					
Oper	ation:	(W) x k \rightarrow	PRODH:PRO	DL			
Statu	s Affected:	None					
Enco	ding:	0000	1101 kk	kk kkkk			
Description:		out betwee 8-bit literal placed in th	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte.				
		W is uncha	inged.				
		None of the	e Status flags	are affected.			
		possible in	Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected.				
Word	ls:	1	1				
Cycle	es:	1					
QC	ycle Activity:						
i	Q1	Q2	Q3	Q4			
	Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL			
Exam	<u>nple:</u>	MULLW	0C4h				
	nple: Before Instruc		0C4h				
		tion = E2 = ? = ?					

MULWF	Multiply W w	ith f		
Syntax:	MULWF f {,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0, 1]			
Operation:	(W) x (f) \rightarrow Pl	RODH:PR	ODL	
Status Affected:	None			
Encoding:	0000	001a	ffff	ffff
Description:	An unsigned i between the or register file loo stored in the I pair. PRODH W and 'f' are	contents of cation, 'f'. PRODH:P contains th	f W and The 16-b RODL re ne high	the bit result egister
	None of the S	tatus flags	are affe	ected.
	Note that neither Overflow nor Carry is possible in this operation. A Zero resu possible but not detected.			
	If 'a' is '0', the Access Bank is selected. 'a' is '1', the BSR is used to select the GPR bank (default).			
	If 'a' is '0' and is enabled, th Indexed Litera whenever f ≤ Section 23.2. Bit-Oriented Literal Offset	is instructi al Offset A 95 (5Fh). 3 "Byte-C Instructio	on oper ddressir See)riented ons in Ir	ates in ng mode I and ndexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data	re P	Write egisters RODH: PRODL
Example: Before Instru W REG	MULWF Inction = C4 = B5			

W REG PRODH PRODL	= = =	C4h B5h ? ?
After Instruction		
W REG PRODH PRODL	= = = =	C4h B5h 8Ah 94h

NEGF	Negate f					
Syntax:	NEGF f {,a	}				
Operands:	0 ≤ f ≤ 255 a ∈ [0, 1]					
Operation:	$(\overline{f}) + 1 \rightarrow f$					
Status Affected:	N, OV, C, E	N, OV, C, DC, Z				
Encoding:	0110	110a	ffff	ffff		
Description:	complemer	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'.				
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).					
	If 'a' is 'o' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1	1				
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Proce Data		Write egister 'f'		

REG, 1

PIC	18F8	5J11	FAMIL	<u>Y</u>

NOP No Operation							
Synta	ax:	NOP					
Oper	ands:	None					
Oper	ation:	No operati	on				
Statu	s Affected:	None	None				
Encoding:		0000	0000	000	0	0000	
		1111	xxxx	XXX	x	xxxx	
Desc	ription:	No operation.					
Word	ls:	1	1				
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	No	No			No	
		operation	operat	tion	ор	eration	

Example:

None.

Example:

Before Instruction

Derore motru	olion			
REG	=	0011	1010	[3Ah]
After Instruct	ion			
REG	=	1100	0110	[C6h]

NEGF

POP		Рор Тор о	f Return Stacl	ĸ	I	PUSH	Push Top	of Return Sta	ck
Synta	ax:	POP				Syntax:	PUSH		
Oper	ands:	None			(Operands:	None		
Oper	ation:	$(TOS) \to b$	it bucket		(Operation:	$(PC + 2) \rightarrow$	TOS	
Statu	s Affected:	None			:	Status Affected:	None		
Enco	ding:	0000	0000 000	00 0110] 1	Encoding:	0000	0000 000	00 0101
Desc	ription:	stack and is then becon was pushe This instruc the user to	alue is pulled of s discarded. Th nes the previou d onto the retu- ction is provide properly mana- corporate a sof	he TOS value us value that rn stack. Ind to enable age the return		Description: Words:	the return s value is pus This instruc software st	Is pushed ont stack. The prevent shed down on stion allows im ack by modifying it onto the representation.	rious TOS the stack. plementing a ng TOS and
Word	ls:	1				Cycles:	1		
Cycle	es:	1				Q Cycle Activity:	-		
QC	ycle Activity:					Q1	Q2	Q3	Q4
	Q1	Q2	Q3	Q4	-	Decode	PUSH	No	No
	Decode	No operation	POP TOS value	No operation			PC + 2 onto return stack	operation	operation
<u>Exan</u>	<u>nple:</u>	POP GOTO	NEW		ļ	Example: Before Instr	PUSH		
	Before Instruc TOS Stack (1	tion level down)	= 0031A = 01433			TOS PC After Instruc		= 345Ah = 0124h	
	After Instructio TOS PC	on	= 01433 = NEW	2h		PC TOS	1 level down)	= 0126h = 0126h = 345Ah	

RCALL **Relative Call** Syntax: RCALL n Operands: $-1024 \le n \le 1023$ Operation: $(PC) + 2 \rightarrow TOS,$ $(PC) + 2 + 2n \rightarrow PC$ Status Affected: None Encoding: 1101 1nnn nnnn nnnn Description: Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number, '2n', to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction. Words: 1 Cycles: 2 Q Cycle Activity: Q1 $\cap 2$ 03 Ω^{1}

QI	QZ	03	Q4
Decode	Read literal 'n'	Process Data	Write to PC
	PUSH PC to stack		
No	No	No	No
operation	operation	operation	operation

Example: HERE RCALL Jump

Before Instruction PC = Address (HERE) After Instruction PC = Address (Jump) TOS = Address (HERE + 2)

PIC18F85J11 FAMILY

RES	ET	Reset					
Synta	ax:	RESET					
Oper	ands:	None					
Oper	ation:		Reset all registers and flags that are affected by a MCLR Reset.				
Statu	is Affected:	All					
Enco	oding:	0000 0000 1111 111			1111		
Desc	cription:	This instruction provides a way to execute a MCLR Reset in software.					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	1	Q4		
	Decode	Start	No		No		
		Reset	operat	ion c	peration		

Example: RESET

After Instruction Registers = Reset Value Flags* = Reset Value

RETFIE	E	Return fro	m Interru	ıpt			
Syntax:		RETFIE {s	RETFIE {s}				
Operan	ds:	$s\in [0,1]$	s ∈ [0, 1]				
Operati	on:	$1 \rightarrow GIE/G$ if s = 1, (WS) \rightarrow W (STATUSS (BSRS) \rightarrow	$\begin{array}{l} (\text{TOS}) \rightarrow \text{PC}, \\ 1 \rightarrow \text{GIE/GIEH or PEIE/GIEL}; \\ \text{if } s = 1, \\ (\text{WS}) \rightarrow \text{W}, \\ (\text{STATUSS}) \rightarrow \text{STATUS}, \\ (\text{BSRS}) \rightarrow \text{BSR}, \\ \text{PCLATU, PCLATH are unchanged} \end{array}$				
Status /	Affected:	GIE/GIEH,	PEIE/GII	EL.			
Encodi	ng:	0000	0000	0001	000s		
Descrip	ntion:	and Top-of the PC. Int setting eith global inter contents of STATUSS their corres STATUS an	Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).				
Words:		1	1				
Cycles:		2					
Q Cyc	le Activity:						
-	Q1	Q2	Q3		Q4		
	Decode	No operation	No operat	ion fro	POP PC om stack t GIEH or GIEL		
	No	No	No		No		
	operation	operation	operat	ion o	peration		
<u>Exampl</u> Af	ter Interrupt PC W BSR STATUS	RETFIE	= V = E	OS VS SSRS STATUSS			

RET	RETLW Return Literal to W					
Synta	ax:	RETLW k				
Oper	ands:	$0 \le k \le 255$				
Oper	ation:	$k \rightarrow W$, (TOS) \rightarrow PC, PCLATU, PCLATH are unchanged				
Statu	s Affected:	None				
Enco	ding:	0000	1100	kkk	k	kkkk
Desc	ription:	W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.				from the fress).
Word	ls:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	Read literal 'k'	Process POP PO Data from state write to		n stack,	
	No	No			No	
	operation	operation	operat	ion	ор	eration
<u>Exan</u>	n <mark>ple:</mark> CALL TABLE	; W conta	ins tab	le		

CALL TABLE	; W contains table ; offset value ; W now has ; table value
: TABLE	
ADDWF PCL RETLW k0 RETLW k1	; W = offset ; Begin table ;
: : RETLW kn	; End of table
Before Instruct W After Instructio	= 07h

W = value of kn

RET	URN	Return fro	Return from Subroutine				
Synta	ax:	RETURN {	RETURN {s}				
Oper	ands:	s ∈ [0, 1]					
Oper	ation:	$(TOS) \rightarrow PC;$ if s = 1, $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged					
Statu	s Affected:	None					
Enco	ding:	0000	0000	000	1 001s	٦	
Desc	ription:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).					
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	No	Proce	SS	POP PC		
		operation	Data	a	from stack		
	No	No	No		No		
	operation	operation	operat	ion	operation		

After Instruction: PC = TOS

RLCF	Rot	ate Left	f throu	gh Car	ry	
Syntax:	RL	CF f {,d	{,a}}			
Operands:	d∈	f ≤ 255 [0, 1] [0, 1]				
Operation:	(f<7	$(>) \rightarrow de$ $(>) \rightarrow C,$ $\rightarrow dest < 0$		1>,		
Status Affected:	C, N	N, Z				
Encoding:	0	011	01da	fff	f	ffff
Description:	one If 'd is '1	' is '0', th	e left th ne resul	rough tl t is plac	he Ca ced ir	otated arry flag. n W. If 'd' n register
	lf 'a	' is '0', th ' is '1', th R bank (ne BSR	is used		elected. elect the
	set in Ir moo Sec Bit-	is 'o' ar is enable ndexed L de when tion 23. Oriente eral Offs	ed, this literal O ever f ≤ 2.3 "By d Instru	instruct ffset Ac 95 (5F rte-Orie ictions	ion o ddres h). S entec in Ir	perates ssing ee I and ndexed
				register		
	ا د		<u> </u>			
Words:	1					
Cycles: Q Cycle Activity:	I					
Q Cycle Activity. Q1		Q2	C	3		Q4
Decode	R	lead	Proc		W	rite to
	regi	ister 'f'	Da	ita	des	tination
Example:	R	RLCF	RE	G, 0,	0	
Before Instruc						
REG C After Instruction	=	1110 0	0110			

RLNCF	Rotate Let	,					
Syntax:	RLNCF f {	,d {,a}}					
Operands:		$0 \le f \le 255$					
	d ∈ [0, 1] a ∈ [0, 1]						
Operation:		$a \in [0, 1]$ (f <n>) \rightarrow dest<n +="" 1="">,</n></n>					
Operation.	$(1 < 1 >) \rightarrow d$ $(f < 7 >) \rightarrow d$						
Status Affected:	N, Z	N, Z					
Encoding:	0100	01da ff:	ff ffff				
Description:	one bit to t is placed ir	The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default).					
	,	he Access Bai he BSR is use (default).					
	lf 'a' is '0' a	and the extend	ed instruction				
	set is enab in Indexed mode whe Section 23 Bit-Orient	and the extend led, this instruc- Literal Offset λ never f \leq 95 (5 3.2.3 "Byte-Or ed Instruction (set Mode" for	ction operates Addressing Fh). See riented and hs in Indexed				
	set is enab in Indexed mode whe Section 23 Bit-Orient	led, this instruct Literal Offset A never f ≤ 95 (5 3.2.3 "Byte-Or ed Instruction	ction operates Addressing Fh). See riented and is in Indexed details.				
Words:	set is enab in Indexed mode whe Section 23 Bit-Orient Literal Off	led, this instruct Literal Offset 7 never f ≤ 95 (5 3.2.3 "Byte-Or ed Instruction set Mode" for	ction operates Addressing Fh). See riented and is in Indexed details.				
Words:	set is enab in Indexed mode whe Section 23 Bit-Orient Literal Off	led, this instruct Literal Offset 7 never f ≤ 95 (5 3.2.3 "Byte-Or ed Instruction set Mode" for	ction operates Addressing Fh). See riented and is in Indexed details.				
Cycles:	set is enab in Indexed mode whe Section 23 Bit-Orient Literal Off	led, this instruct Literal Offset 7 never f ≤ 95 (5 3.2.3 "Byte-Or ed Instruction set Mode" for	ction operates Addressing Fh). See riented and is in Indexed details.				
Cycles: Q Cycle Activity:	set is enab in Indexed mode whe Section 23 Bit-Orient Literal Off 1	led, this instru Literal Offset <i>J</i> never f ≤ 95 (5 3.2.3 "Byte-O r ed Instruction set Mode" for register f	ction operates Addressing Fh). See riented and is in Indexed details.				
Cycles:	set is enab in Indexed mode whe Section 23 Bit-Orient Literal Off	led, this instruct Literal Offset 7 never f ≤ 95 (5 3.2.3 "Byte-Or ed Instruction set Mode" for	ction operates Addressing Fh). See riented and is in Indexed details.				
Cycles: Q Cycle Activity: Q1	set is enab in Indexed mode whe Section 2: Bit-Orient Literal Off 1 1 2	led, this instru Literal Offset <i>J</i> never f ≤ 95 (5 3.2.3 "Byte-O r ed Instruction set Mode " for register f	ction operates Addressing Fh). See riented and details.				
Cycles: Q Cycle Activity: Q1	set is enab in Indexed mode whe Section 23 Bit-Orient Literal Off 1 1 1 2 2 Read	led, this instru Literal Offset <i>J</i> never f ≤ 95 (5 3.2.3 "Byte-O r ed Instruction set Mode " for register f Q3 Process	ction operates Addressing Fh). See riented and details.				
Cycles: Q Cycle Activity: Q1	set is enab in Indexed mode whe Section 23 Bit-Orient Literal Off 1 1 1 2 2 Read	led, this instru Literal Offset <i>J</i> never f ≤ 95 (5 3.2.3 "Byte-O r ed Instruction set Mode " for register f Q3 Process	Ction operates Addressing Fh). See riented and as in Indexed details. Q4 Write to destination				
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	set is enab in Indexed mode whe Section 23 Bit-Orient Literal Off 1 1 1 1 Q2 Read register 'f' RLNCF	led, this instruc Literal Offset <i>J</i> never f ≤ 95 (5 3.2.3 "Byte-O r ed Instruction set Mode" for register f Q3 Process Data REG, 1,	Ction operates Addressing Fh). See riented and as in Indexed details. Q4 Write to destination				
Cycles: Q Cycle Activity: Q1 Decode <u>Example:</u>	set is enab in Indexed mode whe Section 23 Bit-Orient Literal Off 1 1 1 2 Q2 Read register 'f' RLNCF stion = 1010 1	led, this instruc Literal Offset <i>J</i> never f ≤ 95 (5 3.2.3 "Byte-O r ed Instruction set Mode" for register f Q3 Process Data REG, 1,	Ction operates Addressing Fh). See riented and as in Indexed details. Q4 Write to destination				

	Rotate Rig	ht f thro	ugh Car	ry	
Syntax:	RRCF f {,d	{,a}}			
Operands:	$0 \leq f \leq 255$				
	$d \in [0, 1]$				
o	a ∈ [0, 1]				
Operation:	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow C,$ $(C) \rightarrow dest < 7 >$				
Status Affected:	C, N, Z				
Encoding:	0011	00da	ffff	ffff	
Description:	The conten one bit to th flag. If 'd' is If 'd' is '1', t register 'f' (e right th '0', the ro he result	nrough th esult is p	ne Carry laced in W.	
	If 'a' is 'o', t If 'a' is '1', t GPR bank	ne BSR i			
	lf 'a' is '0' a set is enabl				
	in Indexed I mode when Section 23 Bit-Oriente Literal Offs	ever f ≤ .2.3 "By d Instru	95 (5Fh) t e-Orien ctions ii	. See ted and n Indexed	
	mode when Section 23 Bit-Oriente	everf≤ .2.3 "By d Instru set Mode	95 (5Fh) t e-Orien ctions ii	. See ted and n Indexed	
Words:	mode when Section 23 Bit-Oriente Literal Offs	everf≤ .2.3 "By d Instru set Mode	95 (5Fh) te-Orien ctions in e" for det	. See ted and n Indexed	
	mode when Section 23 Bit-Oriente Literal Offs	everf≤ .2.3 "By d Instru set Mode	95 (5Fh) te-Orien ctions in e" for det	. See ted and n Indexed	
Cycles:	mode when Section 23 Bit-Oriente Literal Offs	everf≤ .2.3 "By d Instru set Mode	95 (5Fh) te-Orien ctions in e" for det	. See ted and n Indexed	
	mode when Section 23 Bit-Oriente Literal Offs	everf≤ .2.3 "By d Instru set Mode	95 (5Fh) te-Orien ctions in ?" for det egister f	. See ted and n Indexed	
Cycles: Q Cycle Activity:	mode when Section 23 Bit-Oriente Literal Offs C	everf≤ .2.3 "By d Instru set Mode	95 (5Fh) te-Orien ctions in "" for det gister f	. See ted and in Indexed tails.	
Cycles: Q Cycle Activity: Q1 Decode Example:	mode when Section 23 Bit-Oriente Literal Offs 1 1 1 Q2 Read register 'f' RRCF	ever f ≤ 2.3 "By d Instru set Mode • re re Q3 Proce Data	95 (5Fh) te-Orien ctions in "" for det gister f	. See ted and in Indexed tails. Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	mode when Section 23 Bit-Oriente Literal Offs 1 1 1 2 Q2 Read register 'f' RRCF	ever f ≤ .2.3 "By d Instru- set Mode → re Q3 Proce Data REG,	95 (5Fh) te-Orien ctions in " for del gister f ss a de	. See ted and in Indexed tails. Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode Example:	mode when Section 23 Bit-Oriente Literal Offs 1 1 1 Q2 Read register 'f' RRCF	ever f ≤ .2.3 "By d Instru- set Mode → re Q3 Proce Data REG,	95 (5Fh) te-Orien ctions in " for del gister f ss a de	. See ted and in Indexed tails. Q4 Write to	
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruc REG	mode when Section 23 Bit-Oriente Literal Offs 1 1 1 Q2 Read register 'f' RRCF stion = 1110 0 = 0	ever f ≤ .2.3 "By d Instru- set Mode → re Q3 Proce Data REG,	95 (5Fh) te-Orien ctions in " for del gister f ss a de	. See ted and in Indexed tails. Q4 Write to	

RRNCF	Rotate Right f (No Carry)
Syntax:	RRNCF f {,d {,a}}
Operands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$
Operation:	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow dest < 7 >$
Status Affected:	N, Z
Encoding:	0100 00da ffff ffff
Description:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).
	If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
	register f
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	ReadProcessWrite toregister 'f'Datadestination
Example 1:	RRNCF REG, 1, 0
Before Instruc REG After Instructic	= 1101 0111
	= 1110 1011
Example 2:	RRNCF REG, 0, 0
Before Instruc	
W REG After Instructio	= ? = 1101 0111 on
W	= 1110 1011
REG	= 1101 0111

PIC18F85J11	FAMILY
-------------	--------

SETF	Set f							
Syntax:	SETF f {,a}							
Operands:	0 ≤ f ≤ 255 a ∈ [0, 1]							
Operation:	$FFh \rightarrow f$							
Status Affected:	None							
Encoding:	0110 100a ffff ffff							
Description:	The contents of the specified register are set to FFh.							
	lf 'a' is '1', t	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).						
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce Data		Write gister 'f'				
Example:	SETF	RE	G,1					
Before Instruction REG = 5Ah After Instruction								
REG	= FF	ĥ						

SLEE	EP	Enter Sleep Mode						
Synta	ax:	SLEEP	SLEEP					
Oper	ands:	None	None					
Oper	ation:		00h \rightarrow WDT,					
		$0 \rightarrow WDT$ 1 $\rightarrow TO$,	$0 \rightarrow WDT$ postscaler,					
		$1 \rightarrow \frac{10}{PD}$						
Statu	s Affected:	TO, PD						
Enco	ding:	0000	0000	0000	0011			
Desc	ription:	cleared. T is set. The	The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. The Watchdog Timer and its postscaler are cleared.					
			The processor is put into Sleep mode with the oscillator stopped.					
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
i	Q1	Q2	Q3		Q4			
	Decode	No	Proce		Go to			
		operation	Data	L	Sleep			
Exam	nple:	SLEEP						
Before Instruction								
	<u>TO</u> = PD =	? ?						
	After Instruction TO = PD =	on 1† 0						

† If WDT causes wake-up, this bit is cleared.

Syntax: SUBFWB f {,d {,a}} Operands: $0 \leq f \leq 255$ $d\in\,[0,\,1]$ a ∈ [0, 1] Operation: $(W) - (f) - (\overline{C}) \rightarrow dest$ Status Affected: N, OV, C, DC, Z Encoding: 0101 01da ffff ffff Description: Subtract register 'f' and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination Example 1: SUBFWB REG, 1, 0 Before Instruction REG = 3 2 1 W = С = After Instruction REG FF = W = 2 0 C Z N = = 0 1 ; result is negative = Example 2: SUBFWB REG, 0, 0 Before Instruction REG 2 = W 5 = С 1 After Instruction REG 2 3 = W = Ċ Z = 1 0 = Ñ ; result is positive Ó = Example 3: SUBFWB REG, 1, 0 **Before Instruction** REG 1 = 2 0 W = С = After Instruction REG 0 2 1 = W C Z N = = ; result is zero 1 0 = =

Subtract f from W with Borrow

SUBFWB

SUBLW	5	Subtract W from Literal					
Syntax:	S	SUBLW k					
Operands:	C	$0 \le k \le 255$					
Operation:	k	$k-(W)\toW$					
Status Affected:	١	N, OV, C, DC, Z					
Encoding:		0000 1000 kkkk kkkk					
Description:		W is subtracted from the eight-bit literal 'k'. The result is placed in W.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1		Q2		Q3			Q4
Decode		Read eral 'k'	Process Data			V	Vrite to W
Example 1:	S	SUBLW	C	2h			
Before Instruc	tion						
W C	=	= 01h = ?					
After Instructio	_	·					
W C	=						
z	=	1 0	; result is positive				
N	=	0					
Example 2:		SUBLW	C	2h			
Before Instruction W = 02h C = 2							
After Instruction	n						
W C	=	00h 1	: result is zero				
Z	=	1	; result is zero				
N	=	0		- 1			
Example 3: SUBLW 02h							
Before Instruc W	tion =	03h					
C	=	?					
After Instructio		EEk		(0'0 0000		n+)	
W C	=	FFh 0	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	(2's com result is r	negati	ve	
Z N	=	0 1	,				
	_	-					

SUBWF	Subtract W from f							
Syntax:	SUBWF f {,d	l {,a}}						
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0, 1] \\ a \in [0, 1] \end{array}$							
Operation:	$(f)-(W)\to dest$							
Status Affected:	N, OV, C, DC, Z							
Encoding:	0101 11da ffff ffff							
Description:	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).							
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).							
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read	Process	Write to					
	register 'f'	Data	destination					
Example 1:	SUBWF	REG, 1, 0						
Before Instruc REG	= 3							
W C	= 2 = ?							
After Instructio	-							
REG	= 1							
W C	= 2 = 1 ; i	result is positiv	e					
Z	= 0 = 0							
Example 2:	SUBWF	REG, 0, 0						
Before Instruc								
REG W C	= 2 = 2 = ?							
After Instruction	on							
REG W	= 2 = 0							
С	= 1 ;1	result is zero						
Z N	= 1 = 0							
Example 3: SUBWF REG, 1, 0								
Before Instruction								
REG W C	= 1 = 2 = ?							
After Instructio		(0)						
REG W	FFh ; (2's complement)2							
C Z N		result is negativ	ve					

SUBWFB	Su	btract V	V from f v	vith B	orrow				
Syntax:	SU	SUBWFB f {,d {,a}}							
Operands:	0 ≤	0 ≤ f ≤ 255							
		d ∈ [0, 1]							
		$a \in [0, 1]$							
Operation:	(f) -	$(f)-(W)-(\overline{C})\to dest$							
Status Affected	l: N, 9	N, OV, C, DC, Z							
Encoding:	C	0101 10da ffff ffff							
Description:	Sul	Subtract W and the Carry flag (borrow)							
		from register 'f' (2's complement method). If 'd' is '0', the result is stored							
					s stored back				
			f' (default						
	lf 'a	a'is'0', t	the Acces	s Banl	k is selected.				
	lf 'a	a' is '1', t	he BSR is		to select the				
	GP	'R bank	(default).						
					d instruction				
			,		ion operates				
			Literal Of never f ≤ 9		0				
					ented and				
					in Indexed				
		eral Off	set Mode	" for d	etails.				
Words:	1								
Cycles:	1								
Q Cycle Activi	ty:	~ ~							
Q1		Q2	Q3	1	Q4				
Decode		Read	Proce	SS	Write to				
	rea	ister 'f'	Data	3	destination				
Example 1		ister 'f'	Data		destination				
Example 1: Before Ins	S	ister 'f' UBWFB	Data REG, 1		destination				
Before Ins REG	S	UBWFB 19h	REG, 1						
Before Ins REG W	struction = =	UBWFB 19h 0Dh	REG, 1	, 0 L 100	1)				
Before Ins REG	struction = = =	UBWFB 19h	REG, 1 (0003	, 0 L 100	1)				
Before Ins REG W C After Instr REG	struction = = uction =	UBWFB 19h 0Dh 1 0Ch	REG, 1 (0002 (0000	, 0 L 100 D 110	1) 1) 1)				
Before Ins REG W C After Instr	struction = = = uction	UBWFB 19h 0Dh 1	REG, 1 (0003 (0000	, 0 L 100 D 110	1) 1) 1)				
Before Ins REG W C After Instr REG W C Z	struction = = uction = = = =	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0	REG, 1 (0000 (0000 (0000 (0000	, 0 L 100 D 110 D 101 D 101 D 110	1) 1) 1) 1)				
Before Ins REG W C After Instr REG W C Z N	struction = uction = = = = = =	19h 0Dh 1 0Ch 0Dh 1 0 0 0	REG, 1 (0000 (0000 (0000 ; resul	, 0 100 110 101 101 110 t is po	1) 1) 1) 1)				
Before Ins REG W C After Instr REG W C Z N Example 2:	struction = uction = = uction = = = s	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0	REG, 1 (0000 (0000 (0000 (0000	, 0 100 110 101 101 110 t is po	1) 1) 1) 1)				
Before Ins REG W C After Instr REG W C Z N	struction = uction = = = struction	19h 0Dh 1 0Ch 0Dh 1 0 0 0	REG, 1 (0002 (0000 (0000 (0000 ; resul REG, 0	, 0 100 110 101 101 110 t is po	1) 1) 1) 1) sitive				
Before Ins REG W C After Instr REG W C Z N <u>Example 2:</u> Before Ins REG W	struction = uction = = struction = = = = = = = = = = = = = = = = = = =	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 UBWFB 1Bh 1Ah	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000	, 0 100 110 101 100 t is po , 0	1) 1) 1) sitive				
Before Ins REG W C After Instr REG W Z N <u>Example 2:</u> Before Ins REG W C	struction = uction = = = struction = = = = = = = = = = = = =	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 0 UBWFB 1Bh	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000	, 0 1 100 1 10 1 10 1 10 1 10 1 10 1 10 1 101	1) 1) 1) sitive				
Before Ins REG W C After Instr REG W Z N <u>Example 2:</u> Before Ins REG W C After Instr REG	struction uction struction struction uction uction = uction = = = = = = = = = = = = =	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 UBWFB 1Bh 1Ah 0 1Bh	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000	, 0 1 100 1 10 1 10 1 10 1 10 1 10 1 10 1 101	1) 1) 1) sitive				
Before Ins REG W C After Instr REG W C Z N Example 2: Before Ins REG W C After Instr REG W	struction = uction = struction = = struction = = uction = = = = = = = = = = = = =	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 UBWFB 1Bh 1Ah 0 1Bh 00h	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000	, 0 100 101 100 101 100 101 100 101 101 101	1) 1) 1) sitive				
Before Ins REG W C After Instr REG W C Z N Example 2: Before Ins REG W C After Instr REG W Z	struction = uction = = struction = uction = = = = = = = = = = = = =	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 UBWFB 1Bh 1Ah 0 1 1 1 1 1 1 1 1 1 1 1 1 1	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000 (0000	, 0 100 101 100 101 100 101 100 101 101 101	1) 1) 1) 1) sitive 1) 0)				
Before Ins REG W C After Instr REG W Example 2: Before Ins REG W C After Instr REG W C N	struction = uction = struction = = uction = = = = = = = = = = = = =	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 UBWFB 1Bh 1Ah 0 1Bh 00h 1 1 0	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000 ; resul	, 0 100 110 101 100 t is po 101 101 101 101 t is ze	1) 1) 1) 1) sitive 1) 0)				
Before Ins REG W C After Instr REG W C Z N Example 2: Before Ins REG W C After Instr REG W C S After Instr REG W C S After Instr	struction = uction = struction = uction = = struction = = S S S S S S S S S S S S S	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 UBWFB 1Bh 1Ah 0 1 1 1 1 1 1 1 1 1 1 1 1 1	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000 (0000	, 0 100 110 101 100 t is po 101 101 101 101 t is ze	1) 1) 1) 1) sitive 1) 0)				
Before Ins REG W C After Instr REG W C Z N Example 2: Before Ins REG W C After Instr REG W C S After Instr REG W C S After Instr REG W C S Before Ins S Before Ins S Before Instr	struction struction struction struction struction struction struction struction struction	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 UBWFB 1Bh 1Ah 0 1Bh 00h 1 1 0 0 UBWFB	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000 ; resul REG, 1	, 0 1 100 1 10 1 10 1 10 1 10 1 101 1 101 1 101 1 101 1 101 1 101 1 101	1) 1) 1) sitive 1) 0) 1) ro				
Before Ins REG W C After Instr REG W C Z N Example 2: Before Ins REG W C After Instr REG W C S After Instr REG W C S After Instr REG W C S After Instr REG W C S After Instr REG W C S After Instr REG W C S S S S S S S S S S S S S S S S S S	struction = uction = struction = struction = = struction = = = S struction = = = S struction = = = S struction = = = S struction = = = S struction = = = S struction = = = S struction = = = S struction = = = S struction = = = = S struction = = = S struction = = = = S struction = = = = S struction = = = = S struction = = = = S struction = = = = = S struction = = = = = S struction = = = = = S struction = = = = = S struction = = = = = S struction = = = = = S struction = = = = = S struction = = = = S struction = = = = S struction = = = = S struction = = = S struction = = = = S struction = = = = = = = = = = = = =	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 UBWFB 1Bh 1Ah 0 1Bh 1Ah 0 UBWFB 0 0 UBWFB 0 0 0 0 0 0 0 0 0 0 0 0 0	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000 ; resul REG, 1 (0000	, 0 100 110 101 100 t is po 101 101 101 101 t is ze	1) 1) 1) sitive 1) 0) 1) ro 1)				
Before Ins REG W C After Instr REG W C Z N Example 2: Before Ins REG W C After Instr REG W C Z N Example 3: Before Ins REG W C Z N	struction = uction = struction = = struction = = struction = = struction = = = struction = = = = = = = = = = = = =	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 UBWFB 1Bh 1Ah 0 1Bh 1 0 0 UBWFB 0 0 0 0 0 0 0 0 0 0 0 0 0	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000 ; resul REG, 1 (0000	, 0 100 100 100 100 100 100 100 1	1) 1) 1) sitive 1) 0) 1) ro 1)				
Before Ins REG W C After Instr REG W C Z N Example 2: Before Ins REG W C After Instr REG W C S After Instr REG W C S After Instr REG W C S After Instr REG W C S After Instr REG W C S After Instr REG W C S S S S S S S S S S S S S S S S S S	struction struction struction struction struction struction struction struction struction struction	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 UBWFB 1Bh 1Ah 0 1Bh 1Ah 0 UBWFB 0 0 UBWFB 0 0 0 0 0 0 0 0 0 0 0 0 0	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000 ; resul REG, 1 (0000 (0000	, 0 1 100 1 10 1 10 1 10 1 10 1 101 1 100 1	1) 1) 1) sitive 1) 0) 1) ro 1) 1)				
Before Ins REG W C After Instr REG W C Z N Example 2: Before Ins REG W C After Instr REG W C Z N Example 3: Before Ins REG W C After Instr REG	struction = uction = struction = uction = uction = struction = = uction = = uction = = uction	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 UBWFB 1Bh 1Ah 0 1Bh 00h 1 1 0 0 UBWFB 0 1Bh 00h 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000 ; resul REG, 1 (0000 (0000 (1111 ; [2's c	, 0 100 110 100 110 100 100 100 1	1) 1) 1) sitive 1) 0) 1) ro 1) 1) 0)				
Before Ins REG W C After Instr REG W C Z N Example 2: Before Ins REG W C After Instr REG W C Z N Example 3: Before Ins REG W C After Instr	struction struction struction struction struction struction struction struction struction struction	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 0 0 0 0 0 0 0 0 0 1Bh 1Ah 0 0 0 0 0 0 0 0 0 0 0 0 0	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000 ; resul REG, 1 (0000 (0000 (1111 ; [2's c	, 0 100 101 100 100 100 100 100 1	1) 1) 1) sitive 1) 0) 1) ro 1) 1) 0)				
Before Ins REG W C After Instr REG W C Z N Example 2: Before Ins REG W C After Instr REG W C Z N Example 3: Before Ins REG W C After Instr REG W C X W C W C W C W C W C W C W C W C W	struction = uction = struction = uction = struction = = struction = = = = = = = = = = = = =	UBWFB 19h 0Dh 1 0Ch 0Dh 1 0 0 UBWFB 1Bh 1Ah 0 1Bh 1Ah 0 1Bh 1Ah 0 UBWFB 1Bh 1Ah 0 1 5 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	REG, 1 (0000 (0000 (0000 ; resul REG, 0 (0000 (0000 ; resul REG, 1 (0000 (0000 (1111 ; [2's c (0000	, 0 100 110 100 110 100 100 100 1	1) 1) 1) sitive 1) 0) 1) ro 1) 1) 0) 1) 1) 1) 1) 1)				

SWAPF	Swap f								
Syntax:	SWAPF f {,	SWAPF f {,d {,a}}							
Operands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$	d ∈ [0, 1]							
Operation:		$(f < 3:0>) \rightarrow dest < 7:4>,$ $(f < 7:4>) \rightarrow dest < 3:0>$							
Status Affected:	None	None							
Encoding:	0011	0011 10da ffff ffff							
Description:	'f' are excha is placed in	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default).							
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).								
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.								
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3			Q4				
Decode	Read register 'f'	Proces Data			/rite to stination				
Example: SWAPF REG, 1, 0 Before Instruction REG = 53h After Instruction REG = 35h									

TBLRD	Table Read			
Syntax:	TBLRD (*;	*+; *-; +*)		
Operands:	None			
Operation:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR – No Change if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) – 1 \rightarrow TBLPTR if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT			
Status Affected:	None			
Encoding:	0000	0000	0000	0 10nn nn=0 * =1 *+ =2 *- =3 +*
Description:	This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used.			
	The TBLPT each byte in has a 2-Mby	the progr	am men	nory. TBLPTR
	TBLPTR<			ficant Byte of emory word
	TBLPTR<			icant Byte of emory word
	The TBLRD of TBLPTR			odify the value
	 no chang 	е		
	 post-increase 	ement		
	post-decrement			
	pre-increment			
Words:	1			
Cycles:	2			
Q Cycle Activity	:			
Q1	Q2	C	23	Q4
Decode	No	N	0	No

Decode	No	No	No
	operation	operation	operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

TBLRD	Table Read	(Cor	ntinued)
Example 1:	TBLRD *+	;	
Before Instruct TABLAT TBLPTR MEMORY After Instruction TABLAT TBI PTR	′(00A356h)	= = =	55h 00A356h 34h 34h 00A357h
Example 2:	TBLRD +*	;	
Before Instruct TABLAT TBLPTR MEMORY MEMORY After Instruction	′(01A357h) ′(01A358h)	= = =	
TABLAT TBLPTR		= =	34h 01A358h

TBLWT	Table Wri	to		
			+)	
Syntax:	TBLWT ([•]	`; ^+; ^-; + [^])	
Operands:	None			
Operation:	if TBLWT*	,		_
	(TABLAT) TBLPTR -			,
	if TBLWT*		iye	
	(TABLAT)		a Reaister	:
	(TBLPTR)		0 0	,
	if TBLWT*			
	(TABLAT)			,
	(TBLPTR) if TBLWT-		SLPIR	
	(TBLPTR)	,	BLPTR:	
	(TABLAT)			
Status Affected:	None	·	0 0	
Encoding:	0000	0000	0000	11nn
Encoung.	0000	0000	0000	nn=0 *
				=1 *+
				=2 *-
				=3 +*
Description:	This instru	uction uses	s the 3 LS	Bs of
	TBLPTR t			
	8 holding to. The ho	•		T is written
		0 0		am Memory
	(P.M.). (Re			
	Organiza			
	programm			
	The TBLP	TR (a 21-	bit pointer) points to
	each byte	•	•	
	TBLPTR h			
	The LSb of			
	byte of the access.	e program	memory i	ocation to
			0	
	IBLEI		of program	nificant Byte
			word	
	TBLPT			ificant Byte
			of prograr word	n memory
	The TBLW			odify the
	value of T			
	 no char 			
		crement		
	•	crement		
	 pre-inci 			
Words:	1			
Cycles:	2			
•	2			
Q Cycle Activity:	c :			0 /
	Q1	Q2	Q3	Q4
	Decode	No	No	No
			operation	operation
	No	No	No	No
	operation		operation	operation
		(Read TABLAT)		(Write to Holding
				Register)

TBLWT	Table Write (C	ontii	nued)
Example 1:	TBLWT *+;		
Before Inst	truction		
TABL TBLP HOLI		= =	55h 00A356h
(00A3		=	FFh
After Instru	ictions (table write	comp	oletion)
TABL TBLP HOLI		=	55h 00A357h
(00A3		=	55h
Example 2:	TBLWT +*;		
Before Inst	truction		
TABL TBLP	TR	= =	34h 01389Ah
(0138	DING REGISTER 19Ah) DING REGISTER	=	FFh
(0138	9Bh)	=	FFh
After Instru	ction (table write c	compl	etion)
TABL TBLP HOLI		=	34h 01389Bh
(0138		=	FFh
(0138		=	34h

Register)

тзт	FSZ	Test f, Skip	o if O		
Synt	ax:	TSTFSZ f {	,a}		
Oper	rands:	0 ≤ f ≤ 255 a ∈ [0, 1]			
Oper	ration:	skip if f = 0			
•	is Affected:	None			
_	oding:	0110	011a fff	f ffff	
	cription:	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0' the Access Bank is selected			
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).			
		If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words: 1					
Cycle			vcles if skip an a 2-word instru		
QC	ycle Activity: Q1	Q2	Q3	Q4	
	Decode	Read	Process	No No	
	Dooddo	register 'f'	Data	operation	
lf sk	ip:				
	Q1	Q2	Q3	Q4	
	No	No	No	No	
lf ol	operation	operation	operation operation		
11 56	ip and followed Q1		_	Q4	
	No	Q2 No	Q3 No	No	
	operation	operation	operation	operation	
	No	No	No	No	
	operation	operation	operation	operation	
<u>Exar</u>	nple:	NZERO	ISTFSZ CNT :	, 1	
	Before Instruc PC		dress (HERE))	
	After Instruction	on			
	If CNT PC If CNT	≠ 00	dress (ZERO) h,)	
	PC	= Ad	dress (NZERO))	

XORLW	Exclusive OR Literal with W						
Syntax:	XORLW k	(
Operands:	$0 \le k \le 25$	5					
Operation:	(W) .XOR	(W) .XOR. $k \rightarrow W$					
Status Affected:	N, Z	N, Z					
Encoding:	0000	1010	kkkk	kkkk			
Description:		The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.					
Words:	1	1					
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read literal 'k'	Proces Data	is N	Vrite to W			
Example:	XORLW	0AFh					
Before Instru W After Instruct W	= B5h						

XORWF	Exclusive	OR W with	f		
Syntax:	XORWF f {	,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$	d ∈ [0, 1]			
Operation:	(W) .XOR.	(W) .XOR. (f) \rightarrow dest			
Status Affected:	N, Z				
Encoding:	0001	10da f	fff	ffff	
Description:	register 'f'. in W. If 'd' is	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default).			
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 23.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Process Data		Vrite to stination	
Example: Before Instruc REG		REG, 1, 0			
W	= B5h				
After Instructio	on A Al-				

REG

1Ah B5h

=

23.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18F85J11 family of devices also provides an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions.

The additional features of the extended instruction set are enabled by default on unprogrammed devices. Users must properly set or clear the XINST Configuration bit during programming to enable or disable these features.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- Dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- Function Pointer invocation
- Software Stack Pointer manipulation
- Manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 23-3. Detailed descriptions are provided in **Section 23.2.2** "**Extended Instruction Set**". The opcode field descriptions in Table 23-1 (page 286) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C. The user may likely never use these instructions directly in the assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

23.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 23.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text, and going forward, optional arguments are denoted by braces ("{}").

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status
		Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add Literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add Literal to FSR2 and Return	2	1110	1000	11kk	kkkk	None
CALLW		Call Subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None
		f _d (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	lzzz	ZZZZ	None
		z _d (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store Literal at FSR2, Decrement FSR2	1	1110	1010	kkkk	kkkk	None
SUBFSR	f, k	Subtract Literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract Literal from FSR2 and Return	2	1110	1001	11kk	kkkk	None

TABLE 23-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

23.2.2 EXTENDED INSTRUCTION SET

	FSR	Add Liter	al to FSR			
Synta	ıx:	ADDFSR	f, k			
Opera	ands:	$0 \le k \le 63$	$0 \le k \le 63$			
		f∈[0,1,2	-			
Opera	ation:	FSR(f) + k	ightarrow FSR(f))		
Status	s Affected:	None				
Enco	ding:	1110	1000	ffkk	kkkk	
Desci	ription:	The 6-bit literal 'k' is added to the			o the	
		contents o	f the FSR	l specifie	d by 'f'.	
Word	s:	1				
Cycle	s:	1				
QCy	cle Activity:					
_	Q1	Q2	Q3		Q4	
	Decode	Read	Proces	s V	/rite to	
		literal 'k'	Data		FSR	
	iple:	ADDFSR 2,	, 23h			

ADDULNK Add Literal to FSR2 and Return					eturn	
Synta	ax:	ADDULN	< k			
Oper	ands:	$0 \le k \le 63$				
Oper	ation:		$\begin{array}{l} FSR2+k\toFSR2,\\ (TOS)\toPC \end{array}$			
Statu	s Affected:	None				
Enco	ding:	1110	1000	11kk	kkkk	
Desc	ription:	contents c	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS.			
		execute; a	The instruction takes two cycles to execute; a NOP is performed during the second cycle.			
		case of th where f = only on FS	This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.			
Word	ls:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k'	Proces Data		Vrite to FSR	
	No	No	No		No	
	Operation	Operation	Operati		peration	

Example: ADDULNK 23h

Before Instruction					
=	03FFh				
=	0100h				
After Instruction					
=	0422h				
=	(TOS)				
	= = ion =				

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

CALLW	v	Subroutine	Subroutine Call Using WREG				
Syntax	:	CALLW					
Operan	nds:	None					
Operati	ion:	$(PC + 2) \rightarrow$ $(W) \rightarrow PCL$ $(PCLATH) \rightarrow$ $(PCLATU) \rightarrow$, → PCH,				
Status	Affected:	None					
Encodi	ng:	0000	0000 000	01 0100			
Description		pushed ont contents of existing val contents of latched into respectively executed as	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched.				
			Unlike CALL, there is no option to update W, STATUS or BSR.				
Words:		1					
Cycles:	:	2					
Q Cyc	le Activity:						
_	Q1	Q2	Q3	Q4			
	Decode	Read WREG	Push PC to stack	No			
-	No	No	No	operation No			
,	operation	operation	operation	operation			
Example:HERECALLWBefore Instruction PC $PCLATH$ PC $PCLATH$ $PCLATH$ $PCLATH$ $PCLATH$ $PCLATU$ $PCATU$ $PCATU$ $PCATU$ $PCATU$ $PCHATU$ P							

моу	SF	Move Inde	xed to f				
Synta	ax:	MOVSF [z _s], f _d				
Oper	ands:	$\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq f_d \leq 4095 \end{array}$					
Oper	ation:	((FSR2) + 2	$z_s) \rightarrow f_d$				
Statu	s Affected:	None					
	ding: ord (source) vord (destin.)	1110 1111			zzzz _s ffff _d		
Desc	ription:	moved to d actual addr determinec offset, 'z _s ', of FSR2. Th register is s 'f _d ', in the s can be any space (000	The contents of the source register are moved to destination register, 'f _d '. The actual address of the source register is determined by adding the 7-bit literal offset, ' z_s ', in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal, 'f _d ', in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh).				
		PCL, TOSI	The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.				
		an Indirect	If the resultant source address points to an Indirect Addressing register, the value returned will be 00h.				
Word	s:	2					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	0	24		
	Decode	Determine source addr	Determine source addr		ead		
	Decode	No	No		ce reg rite		
	200040	operation	operation		ster 'f'		
		No dummy read		(de	est)		
Example: MOVSF [05h], REG2							
Before Instruction		tion					
FSR2 Contents of 85h REG2		= 80 = 33 = 11	h				
After Instruction							
	FSR2 Contents	= 80	h				
	of 85h REG2	= 33 = 33					

MOVSS	Move Indexed to Indexed
Syntax:	MOVSS [z _s], [z _d]

$\begin{array}{llllllllllllllllllllllllllllllllllll$	Syntax:	MOVSS [z _s], [z _d]					
Status Affected:NoneEncoding: 1st word (source) 1110 1011 $1zzz$ $zzzz_g$ 2nd word (dest.) 1110 1011 $1zzz$ $zzzz_g$ DescriptionThe contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets, 'zs' or 'zd', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh).	Operands:	5					
Encoding: 1st word (source)111010111zzzzzzz_s2nd word (dest.)111010111zzzzzzz_dDescriptionThe contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets, 'zs' or 'zd', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh).	Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z _d))		
$\begin{array}{c c} \mbox{1st word (source)} \\ \mbox{2nd word (dest.)} \\ \mbox{Description} \\ \mbox{The contents of the source register are} \\ \mbox{moved to the destination register. The} \\ \mbox{addresses of the source and destination} \\ \mbox{registers are determined by adding the} \\ \mbox{7-bit literal offsets, 'z_s' or 'z_d',} \\ \\ \mbox{registers can be located anywhere in} \\ \\ \mbox{the 4096-byte data memory space} \\ \mbox{(000h to FFFh).} \\ \end{array}$	Status Affected:	None					
	1st word (source) 2nd word (dest.)	1111 The conter moved to t addresses registers a 7-bit literal respective registers c the 4096-b (000h to F	xxxx nts of the of the solution offsets, find loffsets, find ly, to the weat object offsets, find the solution offsets, find ly, to the weat object of the solution offsets, find ly, to the weat object of the solution offsets, find ly, to the weat object of the solution offsets, find ly, to the weat solution of the solution of the so	xzzz source reg ation regis urce and dv nined by ac z_s ' or 'z _d ', value of FS ated anyw memory sp	zzzz _d gister are tter. The estination dding the SR2. Both here in bace		

nnot use the PCL, TOSU, TOSH or TOSL as the destination register.

If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points to an Indirect Addressing register, the instruction will execute as a NOP.

Words:

Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine	Determine	Write
	dest addr	dest addr	to dest reg

Example:	MOVSS	[05h],	[06h]
Before Instruction	on		
FSR2	=	80h	
Contents of 85h	=	33h	
Contents of 86h	=	11h	
After Instruction			

2 2

FSR2	=	80h
Contents of 85h	=	33h
Contents of 86h	=	33h

PUSHL	Store Literal at FSR2, Decrement FSR2				
Syntax:	PUSHL k				
Operands:	$0 \le k \le 255$				
Operation:	$k \rightarrow (FSR2 - 1 - FSR2 - 1 - 1)$,.			
Status Affected:	None				
Encoding:	1111	1010	kkkk	kkkk	
Description:	The 8-bit literal 'k' is written to the data memory address specified by FSR2. FSR2 is decremented by 1 after the operation.				
	This instruct values onto			•	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3	Q4	
Decode	Read 'k'	Proc da		Write to destination	
Example:	PUSHL 0	8h			
Before Instruc					

FSR2H:FSR2L	=	01ECh
Memory (01ECh)	=	00h
After Instruction FSR2H:FSR2L Memory (01ECh)	= =	01EBh 08h

SUB	SUBFSR Subtract Literal from FSR						
Synta	Syntax: SUBFSR f, k						
Oper	ands:	$0 \le k \le 63$					
		f∈ [0, 1,	2]				
Oper	ation:	FSRf – k	\rightarrow FSRf				
Statu	s Affected:	None					
Enco	ding:	1110	1001	ffkl	k	kkkk	
Desc	ription:	from the c	The 6-bit literal, 'k', is subtracted from the contents of the FSR specified by 'f'.				
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read	Read Process		V	Vrite to	
r		register 'f'	Data	ı	de	stination	
<u>Exan</u>	Example: SUBFSR 2, 23h						
	Before Instruction						

Before Instruc FSR2	03FFh	
After Instructi FSR2	on =	03DCh

SUBULNK	Subtract L	iteral from	n FSR2 and	d Return	
Syntax:	SUBULNK	k			
Operands:	$0 \le k \le 63$				
Operation:	$FSR2 - k + (TOS) \rightarrow F$,			
Status Affected:	None				
Encoding:	1110	1001	11kk	kkkk	
Description:	The 6-bit literal, 'k', is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS.				
	The instruction takes two cycles to execute; a NOP is performed during the second cycle.				
	This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.				
Words:	1				
Cycles:	2				
Q Cycle Activity:					
Q1	Q2	C	23	Q4	

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination
No	No	No	No
Operation	Operation	Operation	Operation

Example: SUBULNK 23h

•								
Before Instruction								
FSR2	=	03FFh						
PC	=	0100h						
After Instruct	ion							
FSR2	=	03DCh						
PC	=	(TOS)						

© 2007 Microchip Technology Inc.

23.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling the PIC18 instruction set exten-
	sion may cause legacy applications to
	behave erratically or fail entirely.

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing (Section 5.6.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a File Select Register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward-compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 23.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

23.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the File Select Register argument, 'f', in the standard, byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within the brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, $/_{Y}$, or the PE directive in the source listing.

23.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F85J11 family, it is very important to consider the type of code. A large, re-entrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

	ADD W to Indexed (Indexed Literal Offset mode)							
	ADDWF [ł	(] {,d}						
	$0 \le k \le 95$							
	. ,	, ,	→ dest					
cted:	N, OV, C,	DC, Z	1					
	0010	01d0	kkkk	kkkk				
:	contents o	f the regis	ster indic	cated by				
	is '1', the i	If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).						
	1	1						
	1							
ctivity:								
ג1	Q2	Q3		Q4				
ode	Read 'k'			Write to lestination				
	ADDWF	[OFST]	,0					
•								
SR2	=		ı					
	=	20h						
nstructio	n							
•	=	37h						
	_	20h						
	V DFST SR2 Contents f 0A2Ch nstructio V Contents	(Indexed IADDWF [H $0 \le k \le 95$ $d \in [0, 1]$ $(W) + ((FS))$ cted:N, OV, C,0010The contents of FSR2, offsIf 'd' is '0', is '1', the register 'f'11ctivity:2121Q2codeRead 'k'ADDWFPInstructionV=SR2=Sontentsff0A2ChN=N=N=N=N=N=N=N=N=N=N=N=N=N=	(Indexed Literal OfADDWF [k] {,d} $0 \le k \le 95$ $d \in [0, 1]$ $(W) + ((FSR2) + k) - 0$ $cted:$ N, OV, C, DC, Z0010010010010010 $contents of W atcontents of the register f' (default).11121Q2Q2Q3codeRead 'k'ProceDataADDWF[OFST]e InstructionV=Y=PST=SR2=0A00FContentsff0A2Ch=20hnstructionV=37h$	(Indexed Literal Offset modelADDWF [k] {,d} $0 \le k \le 95$ $d \in [0, 1]$ (W) + ((FSR2) + k) \rightarrow dest $(W) + ((FSR2) + k) \rightarrow$ dest $(W) + (FSR2) + k) \rightarrow$ dest $(FSR2) + k) \rightarrow$				

	Bit Set Ind	eved							
BSF		(Indexed Literal Offset mode)							
Syntax:	BSF [k], b	BSF [k], b							
Operands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$								
Operation:	$1 \rightarrow \text{(FSR)}$	2) + k) <b< td=""><td>></td><td></td></b<>	>						
Status Affected:	None								
Encoding:	1000	bbb0	kkkk	kkkk					
Description:	Bit 'b' of the offset by th	0		ed by FSR2, et.					
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read	Proces		Write to					
	register 'f'	Data		destination					
Example:	BSF	[FLAG_O	FST],	7					
Before Instruct FLAG_O FSR2 Contents of 0A0Ah After Instructio	FST = = =	0Ah 0A00h 55h	I						
Contents of 0A0Ah	=	D5h							
SETF		Set Indexed (Indexed Literal Offset mode)							
Syntax:	SETF [k]								
Operands:	$0 \le k \le 95$	$0 \le k \le 95$							
Operation:	FFh ightarrow ((FS))	$FFh \rightarrow ((FSR2) + k)$							
Status Affected:	None	None							

1000

The contents of the register indicated by FSR2, offset by 'k', are set to FFh.

Q3

Process

Data

[OFST]

2Ch 0A00h

00h

FFh

0110

Q2

Read 'k'

SETF

=

=

=

1

1

kkkk

kkkk

Q4

Write

register

Encoding:

Words:

Cycles:

Example:

Description:

Q Cycle Activity:

Q1

Decode

Before Instruction OFST FSR2

Contents of 0A2Ch

After Instruction Contents of 0A2Ch

23.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set for the PIC18F85J11 family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project
- A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

24.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

24.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
- In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

24.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

24.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

24.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

24.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

24.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

24.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC[®] and MCU devices. It debugs and programs PIC[®] and dsPIC[®] Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool. connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

24.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

24.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

24.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

24.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

25.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Ambient temperature under bias40°C to +100°C
Storage temperature
Voltage on any digital only I/O pin or MCLR with respect to Vss (except VDD)
Voltage on any combined digital and analog pin with respect to Vss (except VDD and MCLR)0.3V to (VDD + 0.3V)
Voltage on VDDCORE with respect to Vss0.3V to 2.75V
Voltage on VDD with respect to Vss
Total power dissipation (Note 1)1.0W
Maximum current out of Vss pin
Maximum current into VDD pin250 mA
Maximum output current sunk by PORTA<7:6> and any PORTB and PORTC I/O pins
Maximum output current sunk by any PORTD, PORTE and PORTJ I/O pins
Maximum output current sunk by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins
Maximum output current sourced by PORTA<7:6> and any PORTB and PORTC I/O pins
Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pins
Maximum output current sourced by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins
Maximum current sunk by all ports combined

Note 1: Power dissipation is calculated as follows: $Pdis = VDD \ x \ \{IDD - \sum IOH\} + \sum \{(VDD - VOH) \ x \ IOH\} + \sum (VOL \ x \ IOL)$

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







FIGURE 25-2: PIC18F85J11 FAMILY VOLTAGE-FREQUENCY GRAPH, REGULATOR DISABLED (INDUSTRIAL)^(1,2)



25.1 DC Characteristics: Supply Voltage PIC18F85J11 Family (Industrial)

-			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions	
D001	Vdd	Supply Voltage	VDDCORE 2.0		3.6 3.6	V V	ENVREG tied to Vss ENVREG tied to VDD	
D001B	VDDCORE	External Supply for Microcontroller Core	2.0	_	2.70	V	ENVREG tied to Vss	
D001C	AVdd	Analog Supply Voltage	Vdd - 0.3	_	VDD + 0.3	V		
D001D	AVss	Analog Ground Potential	Vss - 0.3	_	Vss + 0.3	V		
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	_	—	V		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	_	0.7	V	See Section 4.3 "Power-on Reset (POR)" for details	
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms	See Section 4.3 "Power-on Reset (POR)" for details	
D005	VBOR	Brown-out Reset Voltage	—	1.9		V		

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

25.2 DC Characteristics: Power-Down and Supply Current PIC18F85J11 Family (Industrial)

PIC18F85J11 Family (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Тур	Мах	Units	Condit	ions			
	Power-Down Current (IPD) ⁽¹⁾								
	All devices	0.2	0.9	μA	-40°C	VDD = 2.0V,			
		0.1	0.9	μA	+25°C	VDDCORE = 2.0V			
		2.4	5	μA	+85°C	(Sleep mode) ⁽⁴⁾			
	All devices	0.5	0.9	μA	-40°C	VDD = 2.5V,			
		0.1	0.9	μA	+25°C	VDDCORE = 2.5V			
		2.7	5	μA	+85°C	(Sleep mode) ⁽⁴⁾			
	All devices	2.7	6	μA	-40°C	N/ 0.01/			
		3.5	6	μA	+25°C	VDD = 3.3V (Sleep mode) ⁽⁵⁾			
		6.7	12	μA	+85°C				

Legend: TBD = To Be Determined

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

- The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG tied to Vss).
- 5: Voltage regulator enabled (ENVREG tied to VDD).

25.2 DC Characteristics: Power-Down and Supply Current PIC18F85J11 Family (Industrial) (Continued)

PIC18F85J11 Family (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param Device No.			Max	Units		Conditions			
	Supply Current (IDD) ⁽²⁾								
	All devices	6.5	16	μA	-40°C				
		7	16	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$			
		9.5	20	μA	+85°C	VDDCONE - 2.0V			
	All devices	10	18	μA	-40°C		Fosc = 31 kHz		
		10.5	18	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$	(RC_RUN mode, internal oscillator		
		12.5	24	μA	+85°C	VDD00112 - 2.5V	source)		
	All devices	41	100	μA	-40°C				
		52	100	μA	+25°C	VDD = 3.3V ⁽⁵⁾			
		71	110	μA	+85°C				
	All devices	359	750	μA	-40°C		Fosc = 1 MHz (INTOSC_RUN mode, internal oscillator		
		387	750	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$			
		407	840	μA	+85°C	VBB00112 - 2.0V			
	All devices	438	850	μA	-40°C				
		470	850	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$			
		491	910	μA	+85°C	VBB00112 - 2.0V	source)		
	All devices	486	900	μA	-40°C				
		526	900	μA	+25°C	VDD = 3.3V ⁽⁵⁾			
		564	990	μA	+85°C				
	All devices	0.76	1.45	mA	-40°C				
		0.84	1.45	mA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$			
		0.9	1.6	mA	+85°C	VBBCONE - 210V			
	All devices	1.1	1.63	mA	-40°C		Fosc = 4 MHz		
		1.18	1.63	mA	+25°C	VDD = 2.5V, VDDCORE = 2.5V ⁽⁴	(INTOSC_RUN mode, internal oscillator source)		
		1.24	1.75	mA	+85°C				
	All devices	1.25	1.86	mA	-40°C				
		1.29	1.86	mA	+25°C	VDD = 3.3V ⁽⁵⁾			
		1.37	1.94	mA	+85°C				

Legend: TBD = To Be Determined

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG tied to Vss).
- **5:** Voltage regulator enabled (ENVREG tied to VDD).

25.2 DC Characteristics:

Power-Down and Supply Current PIC18F85J11 Family (Industrial) (Continued)

PIC18F85J11 Family (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial							
Param No.	Device	Тур	Max	Units		Conditions			
	Supply Current (IDD) ⁽²⁾								
	All devices	2.4	8	μA	-40°C				
		2.5	8	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$			
		4.8	12	μA	+85°C	VDD00112 - 2.0V			
	All devices	3.2	9	μA	-40°C		Fosc = 31 kHz		
		3.2	9	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$	(RC_IDLE mode, internal oscillator		
		6	14	μA	+85°C		source)		
	All devices	62	82	μA	-40°C				
		42	82	μA	+25°C	VDD = 3.3V ⁽⁵⁾			
		59	97	μA	+85°C				
	All devices	251	570	μA	-40°C		Fosc = 1 MHz (INTOSC_IDLE mode,		
		264	570	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$			
		272	590	μA	+85°C				
	All devices	284	610	μA	-40°C				
		284	610	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$			
		293	650	μA	+85°C	VBBCONE - 210V	source)		
	All devices	295	710	μA	-40°C				
		323	710	μA	+25°C	VDD = 3.3V ⁽⁵⁾			
		392	790	μA	+85°C				
	All devices	368	760	μA	-40°C				
		362	760	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$			
		370	800	μA	+85°C	VBB00112 - 2.0V			
	All devices	400	850	μA	-40°C		Fosc = 4 MHz		
		410	850	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$	(INTOSC_IDLE mode, internal oscillator source)		
		418	900	μA	+85°C				
	All devices	460	950	μA	-40°C				
		462	950	μA	+25°C	VDD = 3.3V ⁽⁵⁾			
		486	1,000	μA	+85°C				

Legend: TBD = To Be Determined

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG tied to Vss).
- 5: Voltage regulator enabled (ENVREG tied to VDD).

25.2 DC Characteristics: Power-Down and Supply Current PIC18F85J11 Family (Industrial) (Continued)

PIC18F85J11 Family (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device		Max	Units		Conditions					
	Supply Current (IDD) ⁽²⁾										
	All devices	165	490	μA	-40°C)/== 0.0)/					
		180	490	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$					
		200	490	μA	+85°C	VDD00112 = 2.0V					
	All devices	256	670	μA	-40°C		Fosc = 1 MHz				
		260	670	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$	(PRI_RUN mode,				
		280	670	μA	+85°C		EC oscillator)				
	All devices	460	850	μA	-40°C						
		456	850	μA	+25°C	VDD = 3.3V ⁽⁵⁾					
		482	850	μA	+85°C						
	All devices	0.63	2.2	mA	-40°C		Fosc = 4 MHz (PRI_RUN mode,				
		0.68	2.2	mA	+25°C	$VDD = 2.0V,$ $VDDCORE = 2.0V^{(4)}$					
		0.74	2.2	mA	+85°C						
	All devices	0.91	2.5	mA	-40°C						
		1.04	2.5	mA	+25°C	VDD = 2.5V, VDDCORE = 2.5V ⁽⁴⁾					
		1.04	2.5	mA	+85°C		EC oscillator)				
	All devices	1.32	3.0	mA	-40°C						
		1.32	3.0	mA	+25°C	VDD = 3.3V ⁽⁵⁾					
		1.41	3.0	mA	+85°C						
	All devices	7.47	14	mA	-40°C	VDD = 2.5V,					
		5.81	14	mA	+25°C	VDD = 2.5V, VDDCORE = 2.5V ⁽⁴⁾					
		6.32	13	mA	+85°C		Fosc = 40 MHz (PRI_RUN mode, EC oscillator)				
	All devices	8.84	18	mA	-40°C						
		8.66	18	mA	+25°C	VDD = 3.3V ⁽⁵⁾					
		7.97	16	mA	+85°C						

Legend: TBD = To Be Determined

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG tied to Vss).
- 5: Voltage regulator enabled (ENVREG tied to VDD).

25.2 DC Characteristics: Power-Down and Supply Current PIC18F85J11 Family (Industrial) (Continued)

PIC18F85J11 Family (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Max	Units		Conditions					
	Supply Current (IDD) ⁽²⁾										
	All devices	2.8	3.8	mA	-40°C		Fosc = 4 MHz,				
		3.02	3.8	mA	+25°C	$VDD = 2.0V,$ $VDDCORE = 2.0V^{(4)}$	16 MHz internal				
		3.01	4.5	mA	+85°C	$VDDCORE = 2.0V^{1}$	(PRI_RUN mode, HSPLL oscillator)				
	All devices	4.5	5.4	mA	-40°C		Fosc = 4 MHz,				
		4.8	5.6	mA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$	16 MHz internal				
		4.54	5.6	mA	+85°C	VDDCORE = 2.5 V	(PRI_RUN mode, HSPLL oscillator)				
	All devices	5.72	6.7	mA	-40°C		Fosc = 4 MHz,				
		5.55	6.5	mA	+25°C	VDD = 3.3V ⁽⁵⁾	16 MHz internal				
		5.3	6.5	mA	+85°C		(PRI_RUN mode, HSPLL oscillator)				
	All devices	7.4	8.5	mA	-40°C		Fosc = 10 MHz,				
		7.23	8.5	mA	+25°C	$VDD = 2.5V,$ $VDDCORE = 2.5V^{(4)}$	40 MHz internal				
		6.55	7.5	mA	+85°C	VDDCORE = 2.5V ⁽¹⁾	(PRI_RUN mode, HSPLL oscillator)				
	All devices	9.74	11.6	mA	-40°C		Fosc = 10 MHz,				
		9.43	11.6	mA	+25°C		40 MHz internal				
		8.89	10.5	mA	+85°C		(PRI_RUN mode, HSPLL oscillator)				

Legend: TBD = To Be Determined

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG tied to Vss).
- **5:** Voltage regulator enabled (ENVREG tied to VDD).

25.2 DC Characteristics: Power-Down and Supply Current PIC18F85J11 Family (Industrial) (Continued)

	PIC18F85J11 Family (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Тур	Max	Units		Conditions				
	Supply Current (IDD) ⁽²⁾								
	All devices	50	120	μA	-40°C				
		51	120	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$			
		54	130	μA	+85°C	VBB00112 - 2.0V			
	All devices	223	480	μA	-40°C		Fosc = 1 MHz		
		134	300	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V(4)$	(PRI_IDLE mode,		
		110	270	μA	+85°C		EC oscillator)		
	All devices	307	550	μA	-40°C				
		254	500	μA	+25°C	VDD = 3.3V ⁽⁵⁾			
		194	460	μA	+85°C				
	All devices	307	850	μA	-40°C		Fosc = 4 MHz		
		200	850	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$			
		202	800	μA	+85°C				
	All devices	483	950	μA	-40°C	VDD = 2.5V,			
		318	950	μA	+25°C	$VDD = 2.5V,$ $VDDCORE = 2.5V^{(4)}$	(PRI_IDLE mode,		
		343	900	μA	+85°C		EC oscillator)		
	All devices	0.52	1.3	mA	-40°C				
		0.47	1.2	mA	+25°C	VDD = 3.3V ⁽⁵⁾			
		0.47	1.2	mA	+85°C				
	All devices		8	mA	-40°C	VDD = 2.5V,			
		2.04	8	mA	+25°C	VDD = 2.5V, - VDDCORE = 2.5V ⁽⁴⁾			
		2.52	9	mA	+85°C		Fosc = 40 MHz (PRI_IDLE mode,		
	All devices	3.02	10	mA	-40°C		EC oscillator)		
		2.99	10	mA	+25°C	VDD = 3.3V ⁽⁵⁾			
		4.23	11	mA	+85°C				

Legend: TBD = To Be Determined

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG tied to Vss).
- 5: Voltage regulator enabled (ENVREG tied to VDD).

25.2 DC Characteristics: Power-Down and Supply Current PIC18F85J11 Family (Industrial) (Continued)

PIC18F8 (Indu	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param No.	Device	Тур	Max	Units		Conditions				
	Supply Current (IDD) ⁽²⁾									
	All devices	10.5	22	μA	-10°C					
		13.4	28	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$				
		17.6	40	μA	+70°C	VBB00112 - 2.0V				
	All devices	13.2	30	μA	-10°C		Fosc = 32 kHz ⁽³⁾			
		16.2	35	μA	+25°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$	(SEC_RUN mode, Timer1 as clock)			
		20.7	50	μA	+70°C					
	All devices	39	120	μA	-10°C					
		58	150	μA	+25°C	VDD = 3.3V ⁽⁵⁾				
		75	190	μA	+70°C					
	All devices	5.7	15	μA	-10°C					
		8.9	20	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V(4)$				
		12.8	26	μA	+70°C	VBB00NE - 2.0V				
	All devices	6.6	17	μA	-10°C		Fosc = 32 kHz ⁽³⁾			
		9.7	24	μA	+25°C	VDD = 2.5V, VDDCORE = 2.5V ⁽⁴⁾	(SEC_IDLE mode,			
		13.7	30	μA	+70°C		Timer1 as clock)			
	All devices	39	115	μA	-10°C					
		52.8	145	μA	+25°C	VDD = 3.3V ⁽⁵⁾				
		72.7	185	μA	+70°C					

Legend: TBD = To Be Determined

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
 - MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG tied to Vss).
- 5: Voltage regulator enabled (ENVREG tied to VDD).

25.2 DC Characteristics: Power-Down and Supply Current PIC18F85J11 Family (Industrial) (Continued)

PIC18F8 (Indu	5J11 Family strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No.	Device	Тур	Max	Units		Condition	S	
	Module Differential Curre	ifferential Currents (∆IwDT, ∆IOSCB, ∆IAD)						
D022	Watchdog Timer	1.6	4	μA	-40°C	VDD = 2.0V,		
(∆lwdt)		1.7	4	μA	+25°C	VDD = 2.0V, $VDDCORE = 2.0V^{(4)}$		
		1.6	4	μA	+85°C	VDD00112 - 2.0V		
		2.5	5	μA	-40°C	VDD = 2.5V,		
		2.5	5	μA	+25°C	$VDDCORE = 2.5V^{(4)}$		
		2.3	5	μA	+85°C	VDD00112 - 2.0V		
		3.8	6	μA	-40°C			
		2.6	6	μA	+25°C	VDD = 3.3V ⁽⁵⁾		
		2.4	6	μA	+85°C			
D025	Timer1 Oscillator	6.6	12.5	μA	-40°C	VDD = 2.0V,		
(Δ IOSCB)		7.9	12.5	μA	+25°C	$VDDCORE = 2.0V^{(4)}$	32 kHz on Timer1 ⁽³⁾	
		11.5	18	μA	+85°C			
		7.2	12.5	μA	-40°C	VDD = 2.5V,	(0)	
		8.1	12.5	μA	+25°C	$VDDCORE = 2.5V^{(4)}$	32 kHz on Timer1 ⁽³⁾	
		11.9	18.5	μA	+85°C			
		7	12.5	μA	-40°C		(0)	
		9	12.5	μA	+25°C	VDD = 3.3V ⁽⁵⁾	32 kHz on Timer1 ⁽³⁾	
		11	18.5	μA	+85°C			
D026	A/D Converter	1	1.5	μA	-40°C to	VDD = 2.0V,		
(ΔIAD)					+85°C	VDDCORE = $2.0V^{(4)}$		
		1	1.5	μA	-40°C to	VDD = 2.5V,	A/D on, not converting	
					+85°C	VDDCORE = $2.5V^{(4)}$	112 on, not convoluing	
		1	1.5	μA	-40°C to	VDD = 3.3V ⁽⁵⁾		

Legend: TBD = To Be Determined

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; \overline{MCLR} = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: Voltage regulator disabled (ENVREG tied to Vss).
- 5: Voltage regulator enabled (ENVREG tied to VDD).

25.3 DC Characteristics: PIC18F85J11 Family (Industrial)

DC CHA	ARACTE	RISTICS				unless otherwise stated) ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	Vi∟	Input Low Voltage				
		All I/O ports:				
D030		with TTL buffer	Vss	0.15 VDD	V	
D031		with Schmitt Trigger buffer	Vss	0.2 Vdd	V	
D032		MCLR	Vss	0.2 Vdd	V	
D033		OSC1	Vss	0.3 Vdd	V	HS, HSPLL modes
D033A		OSC1	Vss	0.2 Vdd	V	EC, ECPLL modes ⁽¹⁾
D034		T13CKI	Vss	0.3	V	
	VIH	Input High Voltage				
		I/O ports with analog functions:				
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	Vdd < 3.3V
D041		with Schmitt Trigger buffer	0.8 Vdd	VDD	V	
		Digital only I/O ports:				
Dxxx		with TTL buffer	0.25 VDD + 0.8V	5.5	V	Vdd < 3.3V
DxxxA			2.0	5.5	V	$3.3V \leq V\text{DD} \leq 3.6V$
Dxxx		with Schmitt Trigger buffer	0.8 Vdd	5.5	V	
D042		MCLR	0.8 VDD	Vdd	V	
D043		OSC1	0.7 Vdd	Vdd	V	HS, HSPLL modes
D043A		OSC1	0.8 Vdd	Vdd	V	EC, ECPLL modes
D044		T13CKI	1.6	Vdd	V	
	lı∟	Input Leakage Current ⁽¹⁾				
D060		I/O ports	—	±1	μA	$Vss \le VPIN \le VDD$, pin at high-impedance
D061		MCLR		±1	μA	$Vss \le VPIN \le VDD$
D063		OSC1		±1	μA	$Vss \le VPIN \le VDD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB weak pull-up current	30	240	μA	VDD = 3.3V, VPIN = VSS

Note 1: Negative current is defined as current sourced by the pin.

DC CHA						Inless otherwise stated) ≤ +85°C for industrial
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	Vol	Output Low Voltage				
D080		I/O ports:				
		Porta, Portf, Portg, Porth	—	0.4	V	IOL = 2 mA, VDD = 3.3V, -40°C to +85°C
		PORTD, PORTE, PORTJ	_	0.4	V	IOL = 3.4 mA, VDD = 3.3V, -40°C to +85°C
		PORTB, PORTC	—	0.4	V	IOL = 3.4 mA, VDD = 3.3V, -40°C to +85°C
D083		OSC2/CLKO (EC, ECPLL modes)	_	0.4	V	IOL = 1.6 mA, VDD = 3.3V, -40°C to +85°C
	Vон	Output High Voltage ⁽¹⁾				
D090		I/O ports:			V	
		Porta, Portf, Portg, Porth	2.4	_	V	IOH = -2 mA, VDD = 3.3V, -40°С to +85°С
		PORTD, PORTE, PORTJ	2.4	-	V	IOH = -2 mA, VDD = 3.3V, -40°С to +85°С
		PORTB, PORTC	2.4	-	V	IOH = -2 mA, VDD = 3.3V, -40°С to +85°С
D092		OSC2/CLKO (INTOSC, EC, ECPLL modes)	2.4	_	V	IOH = -1 mA, VDD = 3.3V, -40°С to +85°С
		Capacitive Loading Specs on Output Pins				
D100	COSC2	OSC2 pin	_	15	pF	In HS mode when external clock is used to drive OSC1
D101	Cio	All I/O pins and OSC2	—	50	pF	To meet the AC Timing Specifications
D102	Св	SCLx, SDAx	—	400	pF	I ² C [™] Specification

25.3 DC Characteristics: PIC18F85J11 Family (Industrial) (Continued)

Note 1: Negative current is defined as current sourced by the pin.

TABLE 25-1: MEMORY PROGRAMMING REQUIREMENTS

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for industrial					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Program Flash Memory					
D130	Eр	Cell Endurance	100	1k	—	E/W	-40°C to +85°C
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	VміN = Minimum operating voltage
D133A	Tiw	Self-Timed Write Cycle Time	_	2.8	—	ms	
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated
D135	IDDP	Supply Current during Programming	-	3	7	mA	
D1xxx	TWE	Writes per Erase Cycle	—	—	1		Per one physical word address

† Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Operating	Operating Conditions: $3.0V \le V_{DD} \le 3.6V$, $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ (unless otherwise stated)							
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments	
D300	VIOFF	Input Offset Voltage		±5.0	±10	mV		
D301	VICM	Input Common Mode Voltage*	0	—	AVDD - 1.5	V		
D302	CMRR	Common Mode Rejection Ratio*	55	—	—	dB		
300	TRESP	Response Time ^{*(1)}	_	150	400	ns		
301	TMC20V	Comparator Mode Change to Output Valid*	_		10	μs		

TABLE 25-2: COMPARATOR SPECIFICATIONS

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (AVDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 25-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating	Operating Conditions: $3.0V \le VDD \le 3.6V$, $-40^{\circ}C \le TA \le +85^{\circ}C$ (unless otherwise stated)						
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments
D310	VRES	Resolution	VDD/24	_	VDD/32	LSb	
D311	VRAA	Absolute Accuracy	—	_	1/2	LSb	
D312	VRur	Unit Resistor Value (R)	—	2k	—	Ω	
310	TSET	Settling Time ⁽¹⁾		_	10	μs	

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

TABLE 25-4: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatir	Operating Conditions: $-40^{\circ}C \le TA \le +85^{\circ}C$ (unless otherwise stated)						
Param No.	Sym Characteristics Min Ivn Max Units Comments						
	Vrgout	Regulator Output Voltage*		2.5		V	
	Cefc	External Filter Capacitor Value*	4.7	10		μF	Capacitor must be low-ESR

These parameters are characterized but not tested. Parameter numbers not yet assigned for these specifications.

25.4 AC (Timing) Characteristics

25.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

 TppS2ppS 		3. TCC:ST	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase let	ters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T13CKI
mc	MCLR	wr	WR
Uppercase let	ters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C sp	ecifications only)	•	
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		


25.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 25-5 apply to all timing specifications unless otherwise noted. Figure 25-3 specifies the load conditions for the timing specifications.

TABLE 25-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Cor	nditions (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature	$-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial
	Operating voltage VDD ra	nge as described in Section 25.1 and Section 25.3.

FIGURE 25-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



25.4.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 25-6:	EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	40	MHz	ECPLL Oscillator mode
		Oscillator Frequency ⁽¹⁾	DC	40	MHz	HSPLL Oscillator mode
1	Tosc	External CLKI Period ⁽¹⁾	25	_	ns	EC Oscillator mode
		Oscillator Period ⁽¹⁾	25	250	ns	HS Oscillator mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	100	_	ns	Tcy = 4/Fosc, Industrial
3	TosL, TosH	External Clock in (OSC1) High or Low Time	10	_	ns	EC Oscillator mode
4	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	7.5	ns	EC Oscillator mode

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16	_	40	MHz	HS mode only
F12	t _{rc}	PLL Start-up Time (Lock Time)	_	_	2	ms	
F13	ΔCLK	CLKO Stability (Jitter)	-2	_	+2	%	

† Data in "Typ" column is at 3.3V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 25-8: INTERNAL RC ACCURACY (INTOSC AND INTRC SOURCES)

	85J11 Family ustrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Device	Min	Тур	Max	Units	Condi	tions			
	INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz, 31 kHz ⁽¹⁾									
	All devices	-2	+/-1	2	%	+25°C	VDD = 2.7-3.3V			
		-5		5	%	-10°C to +85°C	VDD = 2.0-3.3V			
		-10	+/-1	10	%	-40°C to +85°C	VDD = 2.0-3.3V			
	INTRC Accuracy @ Freq = 31 kHz ⁽¹⁾									
	All devices	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 2.0-3.3V			

Legend: TBD = To Be Determined

Note 1: The accuracy specification of the 31 kHz clock is determined by which source is providing it at a given time. When INTSRC (OSCTUNE<7>) is '1', use the INTOSC accuracy specification. When INTSRC is '0', use the INTRC accuracy specification.





TABLE 25-9: CLKO AND I/O TIMING REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO \downarrow	_	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑	—	75	200	ns	(Note 1)
12	ТскR	CLKO Rise Time	—	15	30	ns	(Note 1)
13	ТскF	CLKO Fall Time	—	15	30	ns	(Note 1)
14	TckL2IoV	CLKO \downarrow to Port Out Valid	—	_	0.5 Tcy + 20	ns	
15	TIOV2CKH	Port In Valid before CLKO \uparrow	0.25 TCY + 25		_	ns	
16	TckH2iol	Port In Hold after CLKO ↑	0	_	—	ns	
17	TosH2IoV	OSC1 \uparrow (Q1 cycle) to Port Out Valid	—	50	150	ns	
18	TosH2ıol	OSC1 \uparrow (Q2 cycle) to Port Input Invalid (I/O in hold time)	100	_	—	ns	
19	TioV2osH	Port Input Valid to OSC1 ↑ (I/O in setup time)	0	_	—	ns	
20	TIOR	Port Output Rise Time	—	_	6	ns	
21	TIOF	Port Output Fall Time	—	_	5	ns	
22†	TINP	INTx Pin High or Low Time	Тсү	_	_	ns	
23†	Trbp	RB7:RB4 Change INTx High or Low Time	Тсү	_	—	ns	

† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in EC mode, where CLKO output is 4 x Tosc.



RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND FIGURE 25-6:

TABLE 25-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2 Tcy	10 Tcy	_		(Note 1)
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	3.4	4.0	4.6	ms	
32	Tost	Oscillator Start-up Timer Period	1024 Tosc	_	1024 Tosc		Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	45.8	65.5	85.2	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μs	
38	TCSD	CPU Start-up Time	—	10	_	μs	
			_	200	_	μs	Voltage regulator enabled and put to Sleep
39	TIOBST	Time for INTOSC to Stabilize	—	1	_	μs	

Note 1: To ensure device Reset, MCLR must be low for at least 2 Tcy or 400 µs, which ever is lower.




FIGURE 25-7: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS

TABLE 25-11: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Symbol		Characteristic	;	Min	Max	Units	Conditions
40	T⊤0H	T0CKI High P	ulse Width	No prescaler	0.5 TCY + 20	_	ns	
				With prescaler	10	—	ns	
41	T⊤0L	T0CKI Low Pu	ulse Width	No prescaler	0.5 TCY + 20	_	ns	
				With prescaler	10	_	ns	
42	T⊤0P	T0CKI Period			Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or (TcY + 40)/N	-	ns	N = prescale value (1, 2, 4,, 256)
45	TT1H T13CKI High Synchronous,		Synchronous, n	o prescaler	0.5 TCY + 20	_	ns	
		Time	Synchronous, w	vith prescaler	10	_	ns	
			Asynchronous		30	—	ns	
46	T⊤1L	T13CKI Low	Synchronous, n	o prescaler	0.5 TCY + 5	—	ns	
		Time	Synchronous, w	vith prescaler	10	—	ns	
			Asynchronous		30	—	ns	
47	TT1P	T13CKI Input Period	Synchronous		Greater of: 20 ns or (TcY + 40)/N	-	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60		ns	
	F⊤1	T13CKI Oscill	ator Input Freque	ency Range	DC	50	kHz	
48	TCKE2TMRI	Delay from Ex Timer Increme	tternal T13CKI C ent	lock Edge to	2 Tosc	7 Tosc	—	






TABLE 25-12:	CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1, CCP2 MODULES)
--------------	---

Param No.	Symbol	С	Characteristic		Max	Units	Conditions
50	TCCL	CCPx Input Low	No prescaler	0.5 TCY + 20	_	ns	
		Time	With prescaler	10	—	ns	
51	ТссН	CCPx Input	No prescaler	0.5 TCY + 20	—	ns	
		High Time	With prescaler	10	—	ns	
52	TCCP	CCPx Input Perio	bd	<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fal	ll Time	—	25	ns	
54	TCCF	CCPx Output Fal	ll Time	—	25	ns	




FIGURE 25-9: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 25-13:	EXAMPLE SPI MODE REQUIREMENTS	(MASTER MODE, CKE = 0)
--------------	-------------------------------	------------------------

Param No.	Symbol	Characterist	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input	t	Тсү	—	ns	
71	TscH	SCK Input High Time	Continuous	1.25 TCY + 30	_	ns	
71A		(Slave mode)	Single byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single byte	40		ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge		100	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to th of Byte 2	ne 1st Clock Edge	1.5 Tcy + 40		ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to	SCK Edge	100		ns	
75	TDOR	SDO Data Output Rise Time			25	ns	
76	TDOF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time (Master mode)		—	25	ns	
79	TscF	SCK Output Fall Time (Master mode)		_	25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after S	SCK Edge	—	50	ns	

Note 1: Requires the use of Parameter #73A.




FIGURE 25-10: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 25-14:	EXAMPLE SPI MODE REQUIREMENTS	(MASTER MODE, CKE = 1)
--------------	-------------------------------	------------------------

Param. No.	Symbol	Characterist	Characteristic		Max	Units	Conditions
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single byte	40		ns	(Note 1)
73	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input	Setup Time of SDI Data Input to SCK Edge		—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2		1.5 TCY + 40	—	ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input t	o SCK Edge	100	—	ns	
75	TDOR	SDO Data Output Rise Time		—	25	ns	
76	TDOF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time (Maste	er mode)		25	ns	
79	TscF	SCK Output Fall Time (Maste	SCK Output Fall Time (Master mode)		25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge		—	50	ns	
81	TDOV2scH, TDOV2scL	SDO Data Output Setup to SO	CK Edge	Тсү	—	ns	

Note 1: Requires the use of Parameter #73A.

^{© 2007} Microchip Technology Inc.




FIGURE 25-11: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

TABLE 25-15: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		3 Тсү		ns	
70A	TssL2WB	SS to Write to SSPBUF		3 TCY		ns	
71	TscH	SCK Input High Time	Continuous	1.25 TCY + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 TCY + 30	—	ns	
72A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
73	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input to SCK E	Setup Time of SDI Data Input to SCK Edge			ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clo	ck Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCK Ed	ge	100		ns	
75	TDOR	SDO Data Output Rise Time		—	25	ns	
76	TDOF	SDO Data Output Fall Time		—	25	ns	
77	TssH2doZ	\overline{SS} \uparrow to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)			25	ns	
79	TscF	SCK Output Fall Time (Master mode)		—	25	ns	
80	TSCH2DOV, TSCL2DOV	SDO Data Output Valid after SCK Edge		—	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 TCY + 40	_	ns	

Note 1: Requires the use of Parameter #73A.




TABLE 25-16: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		3 Тсү		ns	
70A	TssL2WB	SS to Write to SSPBUF		3 TCY	_	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First	Clock Edge of Byte 2	1.5 TCY + 40	_	ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCK	Edge	100		ns	
75	TDOR	SDO Data Output Rise Time			25	ns	
76	TDOF	SDO Data Output Fall Time		_	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedance	ce	10	50	ns	
78	TscR	SCK Output Rise Time (Master mod	le)		25	ns	
79	TscF	SCK Output Fall Time (Master mode	e)		25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge		—	50	ns	
82	TssL2doV	SDO Data Output Valid after $\overline{SS} \downarrow Edge$		_	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter #73A.




FIGURE 25-13: I²C[™] BUS START/STOP BITS TIMING

TABLE 25-17:	I ² C [™] BUS START/STOP	BITS REQUIREMENTS	(SLAVE MODE)
--------------	--	-------------------	--------------

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions	
90	TSU:STA	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated	
		Setup Time	400 kHz mode	600	_		Start condition	
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first	
		Hold Time	400 kHz mode	600			clock pulse is generated	
92	TSU:STO	Stop Condition	100 kHz mode	4700	_	ns		
		Setup Time	400 kHz mode	600	_			
93	THD:STO	Stop Condition	100 kHz mode	4000		ns		
		Hold Time	400 kHz mode	600				




TABLE 25-18:	I ² C [™] BUS DATA REQUIREMENTS (SLAVE MODE)
--------------	--

Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μs	
			400 kHz mode	0.6	—	μs	
			MSSP module	1.5 TCY	—		
101	TLOW	Clock Low Time	100 kHz mode	4.7	—	μs	
			400 kHz mode	1.3	—	μs	
			MSSP module	1.5 TCY	—		
102	TR	SDA and SCL Rise Time	100 kHz mode	—	1000	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall Time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μs	Only relevant for Repeated
			400 kHz mode	0.6	—	μs	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	—	μs	After this period, the first clock
			400 kHz mode	0.6	—	μs	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100	—	ns	
92	TSU:STO	Stop Condition Setup Time	100 kHz mode	4.7	—	μs	
			400 kHz mode	0.6	—	μs	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free before
			400 kHz mode	1.3	_	μs	a new transmission can start
D102	Св	Bus Capacitive Loading			400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.





FIGURE 25-15: MSSP I²C[™] BUS START/STOP BITS TIMING WAVEFORMS

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)			
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	1	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		1	

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.





Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Тнідн	Clock High	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
		Time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDA and SCL	100 kHz mode	_	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	_	300	ns	
103	TF	SDA and SCL	100 kHz mode	_	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	_	100	ns	
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	Only relevant for Repeated
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	Start condition
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
91	THD:STA	TA Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	After this period, the first
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
106	THD:DAT	Data Input	100 kHz mode	0	_	ns	
		Hold Time	400 kHz mode	0	0.9	ms	
			1 MHz mode ⁽¹⁾	TBD	—	ns	
107	TSU:DAT	Data Input	100 kHz mode	250	_	ns	(Note 2)
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode ⁽¹⁾	TBD	—	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
109	ΤΑΑ	Output Valid	100 kHz mode	_	3500	ns	
		from Clock	400 kHz mode	_	1000	ns	
			1 MHz mode ⁽¹⁾	_	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	ms	Time the bus must be free
			400 kHz mode	1.3	—	ms	before a new transmission
			1 MHz mode ⁽¹⁾	TBD	—	ms	can start
D102	Св	Bus Capacitive L	oading	_	400	pF	

TABLE 25-20: MSSP I²C[™] BUS DATA REQUIREMENTS

Legend: TBD = To Be Determined

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

^{2:} A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.

FIGURE 25-17: EUSART/AUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 25-21: EUSART/AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid	_	40	ns	
121	TCKRF	Clock Out Rise Time and Fall Time (Master mode)	—	20	ns	
122	TDTRF	Data Out Rise Time and Fall Time	—	20	ns	

FIGURE 25-18: EUSART/AUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 25-22: EUSART/AUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER and SLAVE) Data Hold before $CKx \downarrow$ (DTx hold time)	10		ns	
126	TCKL2DTL	Data Hold after CKx \downarrow (DTx hold time)	15		ns	

TADEL 23-23.		AD CONVENTER CHARACTERISTICS. FICTOR 655TTT AMIET (INDOSTRIAE)					
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution	_		10	bits	
A03	EIL	Integral Linearity Error	—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A04	Edl	Differential Linearity Error	—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A06	EOFF	Offset Error	—	_	<±3	LSb	$\Delta VREF \ge 3.0V$
A07	Egn	Gain Error	—	_	<±3	LSb	$\Delta VREF \ge 3.0V$
A10	—	Monotonicity	Gi	uarantee	d ⁽¹⁾	_	$VSS \le VAIN \le VREF$
A20	ΔV REF	Reference Voltage Range (VREFH – VREFL)	2.0 3	_		V V	$\begin{array}{l} V \text{DD} < 3.0 \text{V} \\ \text{V} \text{DD} \geq 3.0 \text{V} \end{array}$
A21	VREFH	Reference Voltage High	Vss		VREFH	V	
A22	VREFL	Reference Voltage Low	Vss - 0.3V		VDD - 3.0V	V	
A25	VAIN	Analog Input Voltage	VREFL		VREFH	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—		2.5	kΩ	
A50	IREF	VREF Input Current ⁽²⁾			5 150	μΑ μΑ	During VAIN acquisition During A/D conversion cycle

TABLE 25-23: A/D CONVERTER CHARACTERISTICS: PIC18F85J11 FAMILY (INDUSTRIAL)

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or VSS, whichever is selected as the VREFL source.




FIGURE 25-19: A/D CONVERSION TIMING

TABLE 25-24: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
130	Tad	A/D Clock Period	0.7	25.0 ⁽¹⁾	μs	Tosc based, VREF \geq 3.0V
			TBD	1	μs	A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) ⁽²⁾	11	12	Tad	
132	TACQ	Acquisition Time ⁽³⁾	1.4	_	μs	-40°C to +85°C
135	Tswc	Switching Time from Convert \rightarrow Sample	_	(Note 4)		
TBD	TDIS	Discharge Time	0.2	—	μs	

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50Ω.

4: On the following cycle of the device clock.

26.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs and tables are not available at this time.

NOTES:


27.0 PACKAGING INFORMATION

27.1 Package Marking Information


64-Lead TQFP



80-Lead TQFP







Example



Legen	d: XXX Y YY WW NNN e3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


© 2007 Microchip Technology Inc.

27.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		64		
Lead Pitch	e		0.50 BSC		
Overall Height	A	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (October 2006)

Original data sheet for PIC18F85J11 family devices.

Revision B (March 2007)

Updated power-down and supply current electrical characteristics and package detail drawings.

Revision C (April 2007)

Updated electrical characteristics.

APPENDIX B: MIGRATION BETWEEN HIGH-END DEVICE FAMILIES

Devices in the PIC18F85J11 and PIC18F8722 families are very similar in their functions and feature sets. However, there are some potentially important differences which should be considered when migrating an application across device families to achieve a new design goal. These are summarized in Table B-1. The areas of difference which could have a major impact on migration are discussed in greater detail later in this section.

Characteristic	PIC18F85J11 Family	PIC18F8722 Family		
Operating Frequency	40 MHz @ 2.15V	40 MHz @ 4.2V		
Supply Voltage	2.0V-3.6V, dual voltage requirement	2.0V-5.5V		
Operating Current	Low	Lower		
Program Memory Endurance	1,000 write/erase cycles (typical)	100,000 write/erase cycles (typical)		
I/O Sink/Source at 25 mA	PORTB and PORTC only	All ports		
Input Voltage Tolerance on I/O pins	5.5V on digital only pins	VDD on all I/O pins		
I/O	68 (RF0 is not available)	70		
Pull-ups	PORTB, PORTD, PORTE and PORTJ	PORTB		
Oscillator Options	Limited options (EC, HS, PLL, flexible INTRC)	More options (EC, HS, XT, LP, RC, PLL, flexible INTRC)		
Program Memory Retention	20 years (minimum)	40 years (minimum)		
Self-Writes to Program Memory	Available	Available		
Programming Time (normalized)	156 µs/byte (10 ms/64-byte block)	15.6 µs/byte (1 ms/64)		
Programming Entry	Low voltage, key sequence	VPP and LVP		
Code Protection	Single block, all or nothing	Multiple code protection blocks		
Configuration Words	Stored in last 4 words of program memory space	Stored in configuration space, starting at 300000h		
Power-up Timer	Always on	Configurable		
Data EEPROM	Use self-programming	Available		
BOR	Simple BOR with voltage regulator	Programmable BOR		
LVD	Simple LVD with voltage regulator	Available		
A/D Channels	12	16		
A/D Calibration	Required	Not required		
Microprocessor mode (EMB)	Self-calibration feature	Available		
External Memory Addressing	Address shifting available	Address shifting not available		
In-Circuit Emulation	Not available	Available		

TABLE B-1: NOTABLE DIFFERENCES BETWEEN PIC18F85J11 AND PIC18F8722 FAMILIES

B.1 Power Requirement Differences

The most significant difference between the PIC18F85J11 and PIC18F8722 device families is the power requirements. PIC18F85J11 devices are designed on a smaller process; this results in lower maximum voltage and higher leakage current.

The operating voltage range for PIC18F85J11 devices is 2.0V to 3.6V. In addition, these devices have split power requirements: one for the core logic and one for the I/O. One of the VDD pins is separated for the core logic supply, VDDCORE. This pin has specific voltage and capacitor requirements as described in **Section 25.0 "Electrical Characteristics"**.

The current specifications for PIC18F85J11 devices are yet to be determined.

B.2 Pin Differences

There are several differences in the pinout between the PIC18F85J11 and the PIC18F8722 families:

- Input voltage tolerance
- Output current capabilities
- Available I/O

Pins on the PIC18F85J11 that have digital only input capability will tolerate voltages up to 5.5V and are thus tolerant to voltages above VDD. Table 10-1 in **Section 10.1 "I/O Port Pin Capabilities"** contains the complete list.

In addition to input differences, there are output differences as well. PIC18F85J11 devices have three classes of pin output current capability: high, medium and low. Not all I/O pins can source or sink equal levels of current. Only PORTB and PORTC support the 25 mA source/sink capability that is supported by all output pins on the PIC18F8722. Table 10-2 in **Section 10.1 "I/O Port Pin Capabilities**" contains the complete list of output capabilities.

There are additional differences in how some pin functions are implemented on PIC18F85J11 devices. First, the MCLR pin is dedicated only to MCLR and cannot be configured as an input (RG5). Finally, RF0 does not exist on PIC18F85J11 devices.

All of these pin differences (including power pin differences) should be accounted for when making a conversion between PIC18F8722 and PIC18F85J11 devices.

B.3 Oscillator Differences

PIC18F8722 and PIC18F85J11 family devices share a similar range of oscillator options. The major difference is that PIC18F85J11 family devices support a smaller number of primary (external) oscillator options, namely HS and EC Oscillator modes.

While both device families have an internal PLL that can be used with the primary oscillators, the PLL for the PIC18F85J11 family is not enabled as a device configuration option. Instead, it must be enabled in software.

The clocking differences should be considered when making a conversion between the PIC18F8722 and PIC18F85J11 device families.

B.4 Peripherals

Peripherals must also be considered when making a conversion between the PIC18F85J11 and the PIC18F8722:

- External Memory Bus: The External Memory Bus (EMB) on the PIC18F85J11 does not support Microcontroller mode; however, it does support external address offset.
- A/D Converter: There are only 12 channels on PIC18F85J11 devices. The converters for these devices also require a calibration step prior to normal operation.
- Data EEPROM: PIC18F85J11 devices do not have this module.
- **BOR:** PIC18F85J11 devices do not have a programmable BOR. Simple Brown-out Reset capability is provided through the use of the internal voltage regulator.
- LVD: PIC18F85J11 devices do not have a separate programmable LVD module. Simple, Low-Voltage Detection capability with a configurable interrupt is provided through the use of the internal voltage regulator.

INDEX

Α	
A/D	251
A/D Converter Interrupt, Configuring	255
Acquisition Requirements	
ADCAL Bit	
ADCON0 Register	
ADCON1 Register	
ADCON2 Register	
ADREST Register	
Analog Port Pins, Configuring	
Associated Registers	
Automatic Acquisition Time	
Configuring the Module	255
Conversion Clock (TAD)	
Conversion Requirements	
Conversion Status (GO/DONE Bit)	
Conversions	
Converter Calibration	
Operation in Power-Managed Modes	
Special Event Trigger (CCP2)	
Use of the CCP2 Trigger	
Absolute Maximum Ratings	
AC (Timing) Characteristics	
Load Conditions for Device Timing	
Specifications	
Parameter Symbology	354
Temperature and Voltage	
Specifications	
Timing Conditions	
ACKSTAT Status Flag	
ADCAL Bit	
ADCON0 Register	
GO/DONE Bit	
ADCON1 Register	
ADCON2 Register	251
ADDFSR	
ADDLW	291
Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART). <i>See</i> AUSART.	
ADDULNK	
ADDWFC	
ADRESL Register	
Analog-to-Digital Converter. See A/D.	204
ANDLW	292
ANDWF	293
Assembler	
MPASM Assembler	336
AUSART	
Asynchronous Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Receiver	244
Address Detect	241
Transmitter	
	_ ^ _

Baud Rate Generator (BRG)	240
Associated Registers	240
Baud Rate Error, Calculating	240
Baud Rates, Asynchronous Modes	241
High Baud Rate Select (BRGH Bit)	240
Operation in Power-Managed Modes	240
Sampling	240
Control Registers	237
Synchronous Master Mode	246
Associated Registers, Receive	248
Associated Registers, Transmit	247
Reception	248
Transmission	246
Synchronous Slave Mode	249
Associated Registers, Receive	250
Associated Registers, Transmit	249
Reception	250
Transmission	
Auto-Wake-up on Sync Break Character	230

В

Baud Rate Generator	203
BC	293
BCF	294
BF	207
BF Status Flag	207
Block Diagrams	
16-Bit Byte Select Mode	99
16-Bit Byte Write Mode	97
16-Bit Word Write Mode	
8-Bit Multiplexed Mode	101
A/D	254
Analog Input Model	255
AUSART Receive	244
AUSART Transmit	242
Baud Rate Generator	203
Capture Mode Operation	166
Comparator Analog Input Model	
Comparator I/O Operating Modes	262
Comparator Output	
Comparator Voltage Reference	268
Comparator Voltage Reference	
Output Buffer Example	269
Compare Mode Operation	167
Connections for On-Chip Voltage Regulator	279
Device Clock	29
EUSART Receive	228
EUSART Transmit	226
External Power-on Reset Circuit	
(Slow VDD Power-up)	47
Fail-Safe Clock Monitor	
Generic I/O Port Operation	123
Interrupt Logic	108
MSSP (I ² C Master Mode)	201
MSSP (I ² C Mode)	182
MSSP (SPI Mode)	
On-Chip Reset Circuit	
PIC18F6XJ11	10
PIC18F8XJ11	11
PLL	34

PORTD and PORTE (Parallel Slave Port)	
PWM Operation (Simplified)	
Reads From Flash Program Memory	
Single Comparator	
Table Read Operation	
Table Write Operation	
Table Writes to Flash Program Memory	
Timer0 in 16-Bit Mode	
Timer0 in 8-Bit Mode	
Timer1 (16-Bit Read/Write Mode)	
Timer1 (8-Bit Mode)	
Timer2	
Timer3 (16-Bit Read/Write Mode)	
Timer3 (8-Bit Mode)	
Watchdog Timer	
BN	
BNC	
BNN	
BNOV	
BNZ	
BOR. See Brown-out Reset.	
BOV	
BRA	
BRG. See Baud Rate Generator.	
BRGH Bit	
TXSTA1 Register	
TXSTA2 Register	
Brown-out Reset (BOR)	
and On-Chip Voltage Regulator	
Detecting	
BSF	-
BTFSC	
BTFSS	
BTG	
BZ	
С	
C. Compilere	
C Compilers MPLAB C18	000
MPLAB C18 MPLAB C30	
MPLAB C30	
CALLW	
Capture (CCP Module)	
Associated Registers	

Associated Registers	168
CCPR2H:CCPR2L Registers	166
CCPx Pin Configuration	
Software Interrupt	166
Timer1/Timer3 Mode Selection	
Capture/Compare/PWM (CCP)	163
Capture Mode. See Capture.	
CCPRxH Register	164
CCPRxL Register	164
CCPx Mode and Timer Resources	164
Compare Mode. See Compare.	
Configuration	164
Interaction of CCP1 and CCP2 for	
Timer Resources	165
Interconnect Configurations	164
Clock Sources	
Default System Clock on Reset	
Selection Using OSCCON Register	
CLRF	301
CLRWDT	301

Code Examples	
16 x 16 Signed Multiply Routine	106
16 x 16 Unsigned Multiply Routine	
8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	
Changing Between Capture Prescalers	
Computed GOTO Using an Offset Value	
Erasing a Flash Program Memory Row	88
Fast Register Stack	
How to Clear RAM (Bank 1) Using	
Indirect Addressing	76
Implementing a Real-Time Clock Using	
a Timer1 Interrupt Service	155
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	128
Initializing PORTD	
Initializing PORTE	
Initializing PORTF	
Initializing PORTG	
Initializing PORTH	
Initializing PORTJ	
Loading the SSPBUF (SSPSR) Register	
Reading a Flash Program Memory Word	87
Saving STATUS, WREG and BSR	
Registers in RAM	
Writing to Flash Program Memory	
Code Protection	
COMF	
Comparator	
Analog Input Connection Considerations	
Associated Registers	
Configuration	
Effects of a Reset	
Interrupts	
Operation	
Operation During Sleep Outputs	
Reference	
External Signal	
Internal Signal	
Response Time	
Comparator Specifications	
Comparator Voltage Reference	
Accuracy and Error	
Associated Registers	
Configuring	
Connection Considerations	
Effects of a Reset	
Operation During Sleep	268
Compare (CCP Module)	
Associated Registers	168
CCPR2 Register	
CCPx Pin Configuration	
Software Interrupt	167
Special Event Trigger	. 161, 167
Timer1/Timer3 Mode Selection	167
Compare (CCP2 Module)	
Special Event Trigger	258
Computed GOTO	
Configuration Bits	271
Configuration Bits, Device IDs	
Associated Registers	272

Configuration Register Protection
Core Features
Easy Migration8
Extended Instruction Set7
External Memory Bus7
Memory Options7
nanoWatt Technology7
Oscillator Options and Features7
CPFSEQ
CPFSGT
CPFSLT
Crystal Oscillator/Ceramic Resonator
Customer Change Notification Service
Customer Notification Service
Customer Support
D
-
Data Addressing Modes
Comparing Addressing Modes with the
Extended Instruction Set Enabled
Direct
Indexed Literal Offset
BSR81
Instructions Affected
Mapping Access Bank
Indirect
Inherent and Literal
Data Memory
Access Bank
Bank Select Register (BSR)66 Extended Instruction Set79
General Purpose Registers
Memory Maps
PIC18FX3J11/X4J11 Devices67
PIC18FX5J11 Devices
Special Function Registers
Special Function Registers
DAW
DC and AC Characteristics
Graphs and Tables
DC Characteristics
PIC18F85J11 Family
Power-Down and Supply Current
Supply Voltage
DCFSNZ
DECF
DECFSZ
Default System Clock
Details on Individual Family Members
Development Support
Device Overview
Features (64-Pin Devices)
Features (80-Pin Devices)
Direct Addressing
•
E

Effect on Standard PIC18 Instructions	332
Effects of Power-Managed Modes on	
Various Clock Sources	36
Electrical Characteristics	339
Enhanced Universal Synchronous Asynchronous	
Receiver Transmitter (EUSART). See EUSART.	
ENVREG Pin	279

Equations	
A/D Acquisition Time	5
A/D Minimum Charging Time	;
Calculating the Minimum Required	
Acquisition Time	
Errata5 EUSART)
Asynchronous Mode	5
Associated Registers, Receive	
Associated Registers, Transmit	
Auto-Wake-up on Sync Break 230)
Break Character Sequence	
Receiver	3
Setting up 9-Bit Mode with	,
Address Detect	
Baud Rate Generator (BRG)	
Associated Registers	
Auto-Baud Rate Detect	
Baud Rate Error, Calculating 221	
Baud Rates, Asynchronous Modes 222	2
High Baud Rate Select (BRGH Bit) 221	
Operation in Power-Managed Modes 221	
Sampling 221	
Control Registers	
Synchronous Master Mode	
Associated Registers, Receive	
Reception	
Transmission	
Synchronous Slave Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception 236	3
Transmission235	
Extended Instruction Set	
ADDFSR	
ADDULNK	
CALLW	
MOVSF	
MOVSS	
PUSHL	
SUBFSR	
SUBULNK 331	
Syntax 327	
Use with MPLAB IDE Tools	
Extended Microcontroller Mode	
External Memory Bus	
16-Bit Byte Select Mode	
16-Bit Data Width Modes	
16-Bit Mode Timing	
16-Bit Word Write Mode	
21-Bit Addressing	
8-Bit Data Width Mode 101	
8-Bit Mode Timing 102	2
Address and Data Line Usage (table)	5
Address and Data Width95	
Address Shifting	
and Program Memory Modes	
Control	
I/O Port Functions	5

Operation in Power-Managed Modes
Wait States96
Weak Pull-ups on Port Pins96
External Oscillator Modes
EC Modes
HS Modes
F
Fail-Safe Clock Monitor
Exiting Fail-Safe Operation
Interrupts in Power-Managed Modes
POR or Wake-up From Sleep
WDT During Oscillator Failure
Fast Register Stack
Firmware Instructions
Flash Configuration Words
Mapping271
Flash Program Memory83
Associated Registers91
Control Registers84
EECON1 and EECON284
TABLAT (Table Latch) Register
TBLPTR (Table Pointer) Register
Erase Sequence
Erasing
Operation During Code-Protect
Reading
Table Pointer
Boundaries Based on Operation
Table Pointer Boundaries
Table Reads and Table Writes
Write Sequence
Writing
Unexpected Termination
Write Verify91
FSCM. See Fail-Safe Clock Monitor.
G
-
GOTO
н
Hardware Multiplier
Introduction
Operation
Performance Comparison105

L

I/O Ports	123
Input Voltage Considerations	123
Open-Drain Outputs	124
Output Pin Drive	123
Pin Capabilities	123
Pull-up Configuration	124
I ² C Mode (MSSP)	182
Acknowledge Sequence Timing	210
Associated Registers	216
Baud Rate Generator	
Bus Collision	
During a Repeated Start Condition	214
During a Stop Condition	215
Clock Arbitration	
Clock Stretching	196
10-Bit Slave Receive Mode (SEN = 1)	196
10-Bit Slave Transmit Mode	
7-Bit Slave Receive Mode (SEN = 1)	196
7-Bit Slave Transmit Mode	196

Clock Synchronization and the CKP Bit	
Effects of a Reset	
General Call Address Support	
I ² C Clock Rate w/BRG	
Master Mode	
Baud Rate Generator	
Operation	
Reception	
Repeated Start Condition Timing	
Start Condition Timing	
Transmission	
Multi-Master Communication, Bus Collisior	า
and Arbitration	
Multi-Master Mode	
Opera <u>tion</u>	
Read/Write Bit Information (R/W Bit)	187, 189
Registers	
Serial Clock (SCK/SCL)	180
Slave Mode	
Addressing	187
Addressing Masking	
Reception	
Transmission	
Sleep Operation	
Stop Condition Timing	
INCF	
INCFSZ	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	271, 284
Indexed Literal Offset Addressing	
and Standard PIC18 Instructions	222
Indexed Literal Offset Mode	
Indirect Addressing	77
	····· / /
5	
INFSNZ	307
INFSNZ Initialization Conditions for all Registers	307 51–55
INFSNZ Initialization Conditions for all Registers Instruction Cycle	
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme	
INFSNZ Initialization Conditions for all Registers Instruction Cycle	
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme	
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining	
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW	
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF	307 51–55 64 64 285 291 291
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode)	
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF	
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC	
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ADDWFC	
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF C ADDWFC ANDLW ANDWF	307 51–55
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC	307 51–55
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF C ADDWFC ANDLW ANDWF	307 51–55
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC	307 51–55 64 64 64 64
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN	307 51–55 64 64 64 64
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BN BNC	307 51–55 64 64 64 64 285 291 291 333 292 292 292 293 293 294 294 295
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWFC BC BC BCF BN BN BN BN	307 51–55 64 64 64 64 285 291 291 333 292 292 293 293 293 294 294 295
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BN BNC	307 51–55 64 64 64 64 285 291 291 333 292 292 293 293 293 294 294 295
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWFC BC BC BCF BN BN BN BN	307 51–55 64 64 64 64
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWFC BC BC BCF BN BNC BNN BNOV BNZ	307 51–55 64 64 64 64
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWFC BC BC BCF BN BNC BNN BNC BNN BNOV BNZ BOV	307 51–55 64 64 64 285 291 291 333 292 292 293 293 293 293 294 294 295 295 296 296 299
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNN BNC BNN BNOV BNZ BOV BRA	307 51–55 64 64 64 285 291 291 333 292 292 293 293 293 293 294 294 295 295 296 296 297
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNN BNC BNN BNOV BNZ BOV BRA BSF	307 51–55 64 64 64 64
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNN BNC BNN BNC BNN BNOV BNZ BOV BNZ BOV BRA BSF (Indexed Literal Offset Mode)	307 51–55 64 64 64 285 291 291 292 292 293 293 293 293 293 294 295 295 296 296 296 297 297 297 297 297
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNN BNC BNN BNC BNN BNOV BNZ BOV BNZ BOV BRA BSF (Indexed Literal Offset Mode)	307 51–55 64 64 64 285 291 291 292 292 293 293 293 293 293 294 295 295 296 296 296 297 297 297 297 297
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNN BNC BNN BNC BNN BNOV BNZ BOV BRA BSF BSF (Indexed Literal Offset Mode)BTFSC	307 51–55 64 64 64 285 291 291 292 292 293 293 293 293 294 295 295 296 296 296 297 297 297 333 298
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BC BC BN BNC BNN BNC BNN BNOV BNZ BOV BRA BSF BSF (Indexed Literal Offset Mode) BTFSC BTFSS	307 51–55 64 64 64 285 291 291 333 292 292 293 293 293 294 293 294 295 295 296 296 296 297 297 333 298 298
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BC BC BN BNC BNN BNC BNN BNOV BNZ BOV BRA BSF BSF (Indexed Literal Offset Mode) BTFSC BTFSS BTG	307 51–55 64 64 64 285 291 291 333 292 292 293 293 293 294 293 294 295 295 296 296 296 297 297 333 298 298 298 298 298
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNN BNC BNN BNC BNN BNOV BNZ BOV BRA BSF BSF (Indexed Literal Offset Mode) BTFSC BTFSS BTG BZ	307 51–55 64 64 64 64
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BC BC BN BNC BNN BNC BNN BNOV BNZ BOV BRA BSF BSF (Indexed Literal Offset Mode) BTFSC BTFSS BTG	307 51–55 64 64 64 64
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNN BNC BNN BNC BNN BNOV BNZ BOV BRA BSF BSF (Indexed Literal Offset Mode) BTFSC BTFSS BTG BZ CALL	307 51–55 64 64 64 64
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNC BNN BNC BNN BNOV BNZ BOV BRA BSF BSF (Indexed Literal Offset Mode) BTFSC BTFSS BTG BZ CALL CLRF	307 51–55 64 64 64 64
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNC BNN BNC BNN BNC BNN BNOV BNZ BOV BRA BSF BSF (Indexed Literal Offset Mode) BTFSC BTFSS BTG BZ CALL CLRF CLRWDT	307 51–55 64 64 64 64
INFSNZ Initialization Conditions for all Registers Instruction Cycle Clocking Scheme Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNC BNN BNC BNN BNOV BNZ BOV BRA BSF BSF (Indexed Literal Offset Mode) BTFSC BTFSS BTG BZ CALL CLRF	307 51–55 64 64 64 64

CPFSGT	303
CPFSLT	303
DAW	
DCFSNZ	305
DECF	304
DECFSZ	
General Format	-
GOTO	306
INCF	
-	
INCFSZ	
INFSNZ	307
IORLW	308
IORWF	
LFSR	309
MOVF	309
MOVFF	210
MOVLB	310
MOVLW	311
MOVWF	311
MULLW	
MULWF	312
NEGF	313
NOP	
Opcode Field Descriptions	286
PIC18F85J11 Family (table)	288
POP	
PUSH	314
RCALL	315
RESET	
-	
RETFIE	316
RETLW	316
	217
RETURN	
RETORN	
	317
RLCF RLNCF	317 318
RLCF RLNCF RRCF	317 318 318
RLCF RLNCF RRCF RRNCF	317 318 318 318 319
RLCF RLNCF RRCF	317 318 318 318 319
RLCF RLNCF RRCF RRNCF SETF	317 318 318 319 319
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode)	317 318 318 319 319 333
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP	317 318 318 319 319 333 320
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode)	317 318 318 319 319 333 320
RLCF RLNCF RRCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions	 317 318 319 319 333 320 285
RLCF RLNCF RRCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB	 317 318 319 319 333 320 285 320
RLCF RLNCF RRCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW	 317 318 319 319 333 320 285 320 321
RLCF RLNCF RRCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBWF	 317 318 319 319 333 320 285 320 321 321 321
RLCF RLNCF RRCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW	 317 318 319 319 333 320 285 320 321 321 321
RLCF RLNCF RRCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBWF	 317 318 319 319 333 320 285 320 321 321 322
RLCF RLNCF RRCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBLW SUBWF SUBWFB SWAPF	 317 318 319 319 333 320 285 320 321 321 322 322 322
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBWF SUBWFB SWAPF TBLRD	 317 318 319 319 333 320 285 320 321 321 322 322 323
RLCF RLNCF RRCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBLW SUBWF SUBWFB SWAPF	 317 318 319 319 333 320 285 320 321 321 322 322 323
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBWF SUBWFB SWAPF TBLRD	 317 318 319 319 333 320 285 320 321 321 322 322 323 324
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBFWB SUBWF SUBWF SUBWF SUBWFB SWAPF TBLRD TBLWT TSTFSZ	 317 318 319 319 333 320 285 320 285 320 321 321 322 323 324 325
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBWF SUBWF SUBWFB SWAPF TBLRD TBLWT TSTFSZ XORLW	 317 318 319 319 333 320 285 320 321 322 323 324 325 325
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBFWB SUBWF SUBWF SUBWFB SWAPF TBLRD TSTFSZ XORLW XORWF	 317 318 319 319 333 320 285 320 321 322 323 324 325 325
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBWF SUBWF SUBWFB SWAPF TBLRD TBLWT TSTFSZ XORLW	 317 318 319 319 333 320 285 320 321 322 323 324 325 325
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBFWB SUBWF SUBWF SUBWF SUBWFS SUBWFB SUBWF TBLRD TBLWT TSTFSZ XORLW XORWF INTCON Register	317 318 319 319 333 320 285 320 321 321 322 323 324 325 325 326
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBFWB SUBWF SUBWF SUBWF SUBWFS SUBWFB SUBWF TBLRD TSTFSZ XORLW XORWF INTCON Register RBIF Bit	 317 318 319 319 333 320 285 320 321 322 323 324 325 326 126
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBWF SUBWF SUBWF TBLRD TBLRD TSTFSZ XORLW XORWF INTCON Register RBIF Bit INTCON Registers	 317 318 319 319 333 320 285 320 321 322 323 324 325 326 126
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBFWB SUBWF SUBWF SUBWF SUBWFS SUBWFS SUBWFB SUBWF TBLRD TSTFSZ XORLW XORWF INTCON Register RBIF Bit	 317 318 319 319 333 320 285 320 321 322 323 324 325 326 126
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBWF SUBWFB SWAPF TBLRD TBLRT TSTFSZ XORLW XORWF INTCON Register RBIF Bit INTCON Registers INTCON Registers Inter-Integrated Circuit. See I ² C Mode.	317 318 319 319 333 320 285 320 321 322 322 323 324 325 326 126 109
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBWF SUBWF SUBWF SUBWFB SWAPF TBLRD TBLRVT TSTFSZ XORUW XORWF INTCON Register RBIF Bit INTCON Registers Inter-Integrated Circuit. See I ² C Mode. Internal Oscillator Block	317 318 319 319 333 320 285 320 321 322 322 322 322 324 325 326 126 109 35
RLCF RRNCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBWF SUBWF SUBWFB SWAPF TBLRD TBLRD TSTFSZ XORLW XORWF INTCON Register RBIF Bit INTCON Registers Inter-Integrated Circuit. See I ² C Mode. Internal Oscillator Block Adjustment	317 318 319 319 320 285 320 321 322 322 322 322 322 324 325 326 109 35
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBWF SUBWF SUBWFB SWAPF TBLRD TBLRD TSTFSZ XORUW XORWF INTCON Register RBIF Bit INTCON Registers Inter-Integrated Circuit. See I ² C Mode. Internal Oscillator Block Adjustment INTOSC Frequency Drift	317 318 319 319 320 285 320 321 322 323 324 325 326 126 109 35 35
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBWF SUBWF SUBWFB SWAPF TBLRD TBLRD TSTFSZ XORUW XORWF INTCON Register RBIF Bit INTCON Registers Inter-Integrated Circuit. See I ² C Mode. Internal Oscillator Block Adjustment INTOSC Frequency Drift	317 318 319 319 320 285 320 321 322 323 324 325 326 126 109 35 35
RLCF RRNCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBWF SUBWF SUBWFB SWAPF TBLRD TBLRD TSTFSZ XORLW XORWF INTCON Register RBIF Bit INTCON Registers Inter-Integrated Circuit. See I ² C Mode. Internal Oscillator Block Adjustment INTOSC Frequency Drift INTOSC Output Frequency	317 318 319 319 320 285 320 321 322 323 324 325 326 126 109 35 35
RLCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBWF SUBWF SUBWFB SWAPF TBLRD TBLRD TSTFSZ XORLW XORWF INTCON Register RBIF Bit INTCON Registers Inter-Integrated Circuit. See I ² C Mode. Internal Oscillator Block Adjustment INTOSC Frequency Drift INTOSC Output Frequency OSC1, OSC2 Pin Configuration	317 318 319 319 320 285 320 321 322 323 324 325 326 126 109 35 35
RLCF RRNCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBWF SUBWFB SWAPF TBLRD TBLRD TSTFSZ XORLW XORWF INTCON Register RBIF Bit INTCON Registers Inter-Integrated Circuit. See I ² C Mode. Internal Oscillator Block Adjustment INTOSC Frequency Drift INTOSC Output Frequency OSC1, OSC2 Pin Configuration Internal RC Oscillator	317 318 319 319 320 285 320 321 322 322 323 324 325 326 126 109 35 35
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBWF SUBWFB SWAPF TBLRD TBLWT TSTFSZ XORLW XORWF INTCON Register RBIF Bit INTCON Registers Inter-Integrated Circuit. See I ² C Mode. Internal Oscillator Block Adjustment INTOSC Frequency Drift INTOSC Output Frequency OSC1, OSC2 Pin Configuration Internal RC Oscillator Use with WDT	317 318 319 319 320 285 320 321 322 322 323 324 325 326 126 109 35 35 35 35
RLCF RLNCF RRCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBLW SUBWF SUBWFB SWAPF TBLRD TBLWT TSTFSZ XORLW XORWF INTCON Register RBIF Bit INTCON Registers Inter-Integrated Circuit. See I ² C Mode. Internal Oscillator Block Adjustment INTOSC Frequency Drift INTOSC Output Frequency OSC1, OSC2 Pin Configuration Internal RC Oscillator Use with WDT	317 318 319 319 320 285 320 321 322 322 323 324 325 326 126 109 35 35 35 35
RLCF RRNCF RRNCF SETF SETF (Indexed Literal Offset Mode) SLEEP Standard Instructions SUBFWB SUBWF SUBWFB SWAPF TBLRD TBLRD TSTFSZ XORLW XORWF INTCON Register RBIF Bit INTCON Registers Inter-Integrated Circuit. See I ² C Mode. Internal Oscillator Block Adjustment INTOSC Frequency Drift INTOSC Output Frequency OSC1, OSC2 Pin Configuration Internal RC Oscillator	317 318 319 319 320 285 320 321 321 322 323 324 325 326 126 109 35 35 35 35 278 353

VD Conversion Complete 255 Capture Complete (CCP) 166 Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 Sc, Flag Bits 126 neterrupt-on-Change (RB7:RB4) 126 SC, INTRC. See Internal Oscillator Block. 308	
VD Conversion Complete 255 Capture Complete (CCP) 166 Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 Sc, Flag Bits 126 neterrupt-on-Change (RB7:RB4) 126 SC, INTRC. See Internal Oscillator Block. 308	Interrupt Sources
Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 Interrupt-on-Change 122 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	A/D Conversion Complete
nterrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 Sc, INTRC. See Internal Oscillator Block. 308	Capture Complete (CCP) 166
MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 MR0 122 Sc, INTRC. See Internal Oscillator Block. 308	
MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 MR1 122 MR2 122 MR3 122 MR4 122 MR5 122 MR6 122 MR6 122 MR6 122 MR6 122 MR7 122 MR8 122 MR9 122 MR9 122 MR9 122 MR9 122 Sc, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP)
MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 MR1 122 MR2 122 MR3 122 MR4 122 MR5 122 MR6 122 MR6 122 MR6 122 MR6 122 MR7 122 MR8 122 MR9 122 MR9 122 MR9 122 MR9 122 Sc, INTRC. See Internal Oscillator Block. 308	
upts 107 During, Context Saving 122 NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 Ipts, Flag Bits 122 nterrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP)
upts 107 During, Context Saving 122 NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 Ipts, Flag Bits 122 nterrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP)
During, Context Saving 122 NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 Ipts, Flag Bits 122 nterrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169
NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 ipts, Flag Bits 122 nterrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159
PORTB, Interrupt-on-Change 122 MR0 122 upts, Flag Bits 122 nterrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP)167Interrupt-on-Change (RB7:RB4)126TMR1 Overflow151TMR2 to PR2 Match (PWM)169TMR3 Overflow159Interrupts107
MR0	Compare Complete (CCP)167Interrupt-on-Change (RB7:RB4)126TMR1 Overflow151TMR2 to PR2 Match (PWM)169TMR3 Overflow159Interrupts107During, Context Saving122
nterrupt-on-Change (RB7:RB4) Flag (RBIF Bit)126 SC, INTRC. <i>See</i> Internal Oscillator Block. V	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122
nterrupt-on-Change (RB7:RB4) Flag (RBIF Bit)126 SC, INTRC. <i>See</i> Internal Oscillator Block. V	Compare Complete (CCP)167Interrupt-on-Change (RB7:RB4)126TMR1 Overflow151TMR2 to PR2 Match (PWM)169TMR3 Overflow159Interrupts107During, Context Saving122
Flag (RBIF Bit) 126 SC, INTRC. <i>See</i> Internal Oscillator Block. V	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122
SC, INTRC. See Internal Oscillator Block. N	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 122
V	Compare Complete (CCP)167Interrupt-on-Change (RB7:RB4)126TMR1 Overflow151TMR2 to PR2 Match (PWM)169TMR3 Overflow159Interrupts107During, Context Saving122INTx Pin122PORTB, Interrupt-on-Change122TMR0122Interrupts, Flag Bits121Interrupt-on-Change (RB7:RB4)122
	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 112 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126
F	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 112 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 126
eqisters	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 112 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126
5	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 112 Interrupts, Flag Bits 122 INTOSC, INTRC. See Internal Oscillator Block. 308 IORLW 308
	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 112 Interrupts, Flag Bits 126 INTOSC, INTRC. See Internal Oscillator Block. 308 IORLW 308 IPR Registers 118
	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 112 Interrupts, Flag Bits 122 INTOSC, INTRC. See Internal Oscillator Block. 308 IORLW 308
	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 11 Interrupts, Flag Bits 126 INTOSC, INTRC. See Internal Oscillator Block. 308 IORLW 308 IPR Registers 118
	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 11 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 308 IORWF 308 IPR Registers 118 L LFSR 309
	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 11 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 308 IORLW 308 IPR Registers 118 L L LFSR 309
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 11 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 308 IORUW 308 IPR Registers 118 L LFSR 309 M Master Clear (MCLR) 47
r Clear (<mark>MCLR</mark>)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 11 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 108 IORLW 308 IORWF 308 IPR Registers 118 L LFSR 309 M Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. 47
r Clear (<mark>MCLR</mark>)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 107 IORUF 308 IORWF 308 IPR Registers 118 L LFSR 309 M Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. 57
r Clear (<mark>MCLR</mark>)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 11 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 107 IORLW 308 IORWF 308 IPR Registers 118 L L LFSR 309 M Master Clear (MCLR) Memory Organization 57 Data Memory 66
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 108 IORWF 308 IORWF 308 IPR Registers 118 L L LFSR 309 M Master Clear (MCLR) Memory Organization 57 Data Memory 57 Data Memory 57
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 107 IORWF 308 IORWF 308 IPR Registers 118 L L LFSR 309 M Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. 47 Master Synchronous Serial Port (MSSP). See MSSP. 57 Memory Organization 57 Data Memory 57 Memory Programming Requirements 352
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 107 IORUF 308 IORWF 308 IPR Registers 118 L L LFSR 309 M Master Clear (MCLR) Memory Organization 57 Data Memory 57 Memory Programming Requirements 352 Microchip Internet Web Site 391
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 100 IORWF 308 IORWF 308 IPR Registers 118 L L LFSR 309 M 47 Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. 47 Master Synchronous Serial Port (MSSP). See MSSP. 57 Memory Organization 57 Memory Programming Requirements 352 Microcohip Internet Web Site 391 Microcontroller Mode </td
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 107 IORUW 308 IORWF 308 IPR Registers 118 L L LFSR 309 M Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. 47 Master Synchronous Serial Port (MSSP). See MSSP. 57 Memory Organization 57 Data Memory 56 Program Memory 57 Memory Programming Requirements 352 Microcontroller Mode 96 Migration Between High-End Device Families 379
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 100 IORWF 308 IORWF 308 IPR Registers 118 L L LFSR 309 M 47 Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. 47 Master Synchronous Serial Port (MSSP). See MSSP. 57 Memory Organization 57 Memory Programming Requirements 352 Microcohip Internet Web Site 391 Microcontroller Mode </td
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 107 IORUW 308 IORWF 308 IPR Registers 118 L L LFSR 309 M 47 Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. Memory Organization 57 Data Memory 57 Memory Programming Requirements 352 Microcohip Internet Web Site 391 Microcontroller Mode 96 Migration Between High-End Device Families 379 </td
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 100 IORWF 308 IPR Registers 118 L L LFSR 309 M Master Clear (MCLR) Memory Organization 57 Data Memory 66 Program Memory 57 Memory Programming Requirements 352 Microchtip Internet Web Site 391 Microcontroller Mode 96 Migration Between High-End Device Families 379 Oscillator Differences
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) 126 INTOSC, INTRC. See Internal Oscillator Block. 107 IORUW 308 IORWF 308 IPR Registers 118 L L LFSR 309 M 47 Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. Memory Organization 57 Data Memory 57 Memory Programming Requirements 352 Microcohip Internet Web Site 391 Microcontroller Mode 96 Migration Between High-End Device Families 379 </td
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 1 Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 100 IORWF 308 IPR Registers 118 L L LFSR 309 M Master Clear (MCLR) Memory Organization 57 Data Memory 66 Program Memory 57 Memory Programming Requirements 352 Microchtip Internet Web Site 391 Microcontroller Mode 96 Migration Between High-End Device Families 379 Oscillator Differences
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 118 Interrupts, Flag Bits 118 Interrupt-on-Change (RB7:RB4) 508 Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 108 IORUW 308 IPR Registers 118 L L LFSR 309 M 47 Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. 47 Master Synchronous Serial Port (MSSP). See MSSP. 57 Memory Organization 57 Memory Programming Requirements 352 Microchip Internet Web Site 391 Micro
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 118 Interrupts, Flag Bits 118 Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 308 IORLW 308 IPR Registers 118 L L LFSR 309 M Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. 47 Master Synchronous Serial Port (MSSP). See MSSP. 57 Memory Organization 57 Memory Programming Requirements 352 Microchip Internet Web Site 391 Microchip Internet Web Site
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 11 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 108 IORUW 308 IORWF 308 IPR Registers 118 L LFSR 309 M 47 Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. 47 Memory Organization 57 Data Memory 57 Memory Programming Requirements 352 Microcohtroller Mode 96 Migration Between High-End Device Families 379 Oscil
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 11 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 108 IORWF 308 IPR Registers 118 L LFSR 309 M 47 Master Clear (MCLR) 47 Master Synchronous Serial Port (MSSP). See MSSP. 57 Memory Organization 57 Memory Programming Requirements 352 Microchrolip Internet Web Site 391 Microchrolip Internet Web Site 391 Microchrolip Internet Web Site 391 Microchrolip Internet Web Site 3
r Clear (MCLR)	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 TMR0 122 Interrupts, Flag Bits 11 Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 108 IORUW 308 IPR Registers 118 L L LFSR 309 M Master Clear (MCLR) Memory Organization 57 Data Memory 66 Program Memory 57 Memory Programming Requirements 352 Microchtro Differences 380 Peripherals 380 Peripherals 380 Peripherals 380 P
	Compare Complete (CCP) 16 Interrupt-on-Change (RB7:RB4) 12 TMR1 Overflow 15 TMR2 to PR2 Match (PWM) 16 TMR3 Overflow 15 Interrupts 10 During, Context Saving 12 INTx Pin 12 PORTB, Interrupt-on-Change 12 Interrupts, Flag Bits 11 Interrupt-on-Change (RB7:RB4) 12 INTOSC, INTRC. See Internal Oscillator Block. 30 IORLW 30
	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 112 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 INTOSC, INTRC. See Internal Oscillator Block. 126
F 000	Compare Complete (CCP)167Interrupt-on-Change (RB7:RB4)126TMR1 Overflow151TMR2 to PR2 Match (PWM)169TMR3 Overflow159Interrupts107During, Context Saving122INTx Pin122PORTB, Interrupt-on-Change122TMR0122Interrupts, Flag Bits1122Interrupt-on-Change (RB7:RB4)126Flag (RBIF Bit)126INTOSC, INTRC. See Internal Oscillator Block.
	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 112 Interrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126
V	Compare Complete (CCP)167Interrupt-on-Change (RB7:RB4)126TMR1 Overflow151TMR2 to PR2 Match (PWM)169TMR3 Overflow159Interrupts107During, Context Saving122INTx Pin122PORTB, Interrupt-on-Change122TMR0122Interrupts, Flag Bits121Interrupt-on-Change (RB7:RB4)122
SC, INTRC. See Internal Oscillator Block. N	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 122
Flag (RBIF Bit) 126 SC, INTRC. <i>See</i> Internal Oscillator Block. V	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122 Interrupts, Flag Bits 122
Flag (RBIF Bit) 126 SC, INTRC. <i>See</i> Internal Oscillator Block. V	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122 PORTB, Interrupt-on-Change 122
nterrupt-on-Change (RB7:RB4) Flag (RBIF Bit)126 SC, INTRC. <i>See</i> Internal Oscillator Block. V	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122
ipts, Flag Bits nterrupt-on-Change (RB7:RB4) Flag (RBIF Bit) 126 SC, INTRC. <i>See</i> Internal Oscillator Block. V	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159 Interrupts 107 During, Context Saving 122 INTx Pin 122
MR0	Compare Complete (CCP)167Interrupt-on-Change (RB7:RB4)126TMR1 Overflow151TMR2 to PR2 Match (PWM)169TMR3 Overflow159Interrupts107During, Context Saving122
PORTB, Interrupt-on-Change 122 MR0 122 upts, Flag Bits 122 nterrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP)167Interrupt-on-Change (RB7:RB4)126TMR1 Overflow151TMR2 to PR2 Match (PWM)169TMR3 Overflow159Interrupts107
NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 ipts, Flag Bits 122 nterrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169 TMR3 Overflow 159
During, Context Saving 122 NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 Ipts, Flag Bits 122 nterrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 TMR1 Overflow 151 TMR2 to PR2 Match (PWM) 169
upts 107 During, Context Saving 122 NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 Ipts, Flag Bits 122 nterrupt-on-Change (RB7:RB4) 126 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP)
MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 MR0 122 Ipts, Flag Bits 122 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP)
MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 PORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 MR1 122 MR2 122 MR3 122 MR4 122 MR5 122 MR6 122 MR6 122 MR6 122 MR6 122 MR7 122 MR8 122 MR9 122 MR9 122 MR9 122 MR9 122 MR9 124 Flag (RBIF Bit) 126 SC, INTRC. See Internal Oscillator Block. 308	Compare Complete (CCP) 167
MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 MR0 122 Sc, INTRC. See Internal Oscillator Block. 308	
nterrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 Sc, INTRC. See Internal Oscillator Block. 308	
Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 ipts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 Ipts, Flag Bits 122 Interrupt-on-Change (RB7:RB4) 126 SC, INTRC. See Internal Oscillator Block. 308	Capture Complete (CCP) 166
Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 ipts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 Ipts, Flag Bits 122 Interrupt-on-Change (RB7:RB4) 126 SC, INTRC. See Internal Oscillator Block. 308	A/D Conversion Complete 255
Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 ipts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 Ipts, Flag Bits 122 Interrupt-on-Change (RB7:RB4) 126 SC, INTRC. See Internal Oscillator Block. 308	
Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 ipts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 MR0 122 MR0 122 Sc, Flag Bits 126 SC, INTRC. See Internal Oscillator Block. 308	A/D Conversion Complete 255
Capture Complete (CCP) 166 Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 VTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR1 126 ORTB, Interrupt-on-Change 122 MR0 122 MR1 126 Sc, INTRC. See Internal Oscillator Block. 308	
VD Conversion Complete 255 Capture Complete (CCP) 166 Compare Complete (CCP) 167 Interrupt-on-Change (RB7:RB4) 126 MR1 Overflow 151 MR2 to PR2 Match (PWM) 169 MR3 Overflow 159 upts 107 During, Context Saving 122 NTx Pin 122 ORTB, Interrupt-on-Change 122 MR0 122 MR0 122 MR0 122 Sc, Flag Bits 126 neterrupt-on-Change (RB7:RB4) 126 SC, INTRC. See Internal Oscillator Block. 308	Interrupt Sources

MSSP	
ACK Pulse	187, 189
Control Registers (general)	173
Module Overview	173
SPI Master/Slave Connection	177
SSPBUF Register	178
SSPSR Register	178
MULLW	312
MULWF	

MPLAB ICE 2000 High-Performance

MPLAB Integrated Development

Ν

NEOF	010
NEGF	
NOP	
0	
Oscillator Configuration	
EC	
ECPLL	
HS	
HSPLL	29
Internal Oscillator Block	
INTOSC	
INTRC	29
Oscillator Selection	271
Oscillator Start-up Timer (OST)	
Oscillator Switching	
Oscillator Transitions	
Oscillator, Timer1	151, 161
Oscillator, Timer3	

Ρ

Packaging	3	375
Details	3	376
Marking	3	375
Parallel Slave Port (PSP)		
Associated Registers	1	46
RE0/RD Pin	1	44
RE1/WR Pin	1	44
RE2/CS Pin	1	44
PICSTART Plus Development Programmer	3	338
PIE Registers	1	15
Pin Functions		
AVDD	18,	27
AVss	18,	27
ENVREG	18,	27
MCLR	12,	19
RA0/AN0	12,	19
RA1/AN1	12,	19
RA2/AN2/VREF	12,	19
RA3/AN3/VREF+	12,	19
RA4/T0CKI	12,	19
RA5/AN4	12,	19
RA6/OSC2/CLKO	12,	19
RA7/OSC1/CLKI	12,	19
RB0/INT0	13,	20
RB1/INT1	13,	20
RB2/INT2	13,	20
RB3/INT3		13
RB3/INT3/CCP2		20
RB4/KBI0	13,	20
RB5/KBI1		
RB6/KBI2/PGC	13,	20
RB7/KBI3/PGD		
RC0/T1OSO/T13CKI		
RC1/T1OSI/CCP2		
RC2/CCP1	14,	21
RC3/SCK/SCL	14,	21
RC4/SDI/SDA		
RC5/SDO	14,	21
RC6/TX1/CK1	14,	21
RC7/RX1/DT1	14,	21
RD0/AD0/PSP0		22
RD0/PSP0		15
RD1/AD1/PSP1		
RD1/PSP1		15

RD2/AD2/PSP2	22
RD2/PSP2	15
RD3/AD3/PSP3	-
RD3/PSP3	15
RD4/AD4/PSP4	20
RD4/PSP4	15
RD5/AD5/PSP5	22
RD5/PSP5	15
RD6/AD6/PSP6	22
RD6/PSP6	
RD7/AD7/PSP7	22
RD7/PSP7	
<u> </u>	
RE0/RD	16
RE0/RD/AD8	22
RE1/WR	16
RE1/WR/AD9	23
RE2/ <u>AD</u> 10/CS	23
RE2/CS	16
	-
RE3	
RE3/AD11	23
RE4	
RE4/AD12	23
RE5	16
RE5/AD13	23
RE6	16
-	-
RE6/AD14	23
RE7/AD15/CCP2	23
	-
RE7/CCP2	
RF1/AN6/C2OUT 17,	24
RF2/AN7/C1OUT	
RF3/AN817,	24
RF4/AN9	24
RF5/AN10/CVREF 17,	
RF6/AN11	24
RF7/AN5/SS	
RG0	25
RG1/TX2/CK2	25
RG2/RX2/DT2 18,	25
RG3	25
RG418,	
RH0/A16	26
RH1/A17	26
	-
RH2/A18	26
RH3/A19	26
RH4	
RH5	26
RH6	26
RH7	26
RJ0/ALE	27
RJ1/ <u>OE .</u>	
RJ2/WRL	27
RJ3/WRH	
RJ4/BA0	27
RJ5/CE	27
RJ6/ <u>LB</u>	
RJ7/UB	27
VDD	
VDDCORE/VCAP 18,	27
Vss	
	<u>~</u> 1
Pinout I/O Descriptions	
PIC18F6XJ11	12
PIC18F8XJ11	19
PIR Registers	

PLL
ECPLL Oscillator Mode34
HSPLL Oscillator Mode34
POP
POR. See Power-on Reset.
PORTA
Associated Registers 125
LATA Register 124
PORTA Register124
TRISA Register 124
PORTB
Associated Registers 127
LATB Register126
PORTB Register 126
RB7:RB4 Interrupt-on-Change
Flag (RBIF Bit)126
TRISB Register 126
PORTC
Associated Registers130
LATC Register128
PORTC Register 128
RC3/SCK/SCL Pin189
TRISC Register 128
PORTD144
Associated Registers133
LATD Register131
PORTD Register 131
TRISD Register
PORTE
Associated Registers136
LATE Register134
PORTE Register134
RE0/ <u>RD</u> Pin144
RE1/ <u>WR</u> Pin144
RE2/CS Pin144
TRISE Register
PORTF
Associated Registers
LATF Register
PORTF Register
TRISF Register
PORTG
Associated Registers
LATG Register
PORTG Register
TRISG Register
PORTH Associated Registers141
-
LATH Register
PORTH Register141 TRISH Register141
PORTJ Associated Registers143
LATJ Register
PORTJ Register
TRISJ Register
Power-Managed Modes
and SPI Operation
Clock Sources
Clock Transitions and Status Indicators
Entering
Exiting Idle and Sleep Modes
By Interrupt
By Reset
By WDT Time-out
Without an Oscillator Start-up Delay

Idle Modes 41
PRI_IDLE 42
RC_IDLE 43
SEC_IDLE 42
Multiple Sleep Commands 38
Run Modes
PRI_RUN
RC_RUN 40
SEC_RUN
Selecting
Sleep Mode 41
Summary (table)
Power-on Reset (POR) 47
Power-up Delays
Power-up Timer (PWRT)
Time-out Sequence 48
Prescaler, Capture 166
Prescaler, Timer0 149
Prescaler, Timer2 170
PRI_IDLE Mode 42
PRI_RUN Mode 38
Program Counter 61
PCL, PCH and PCU Registers
PCLATH and PCLATU Registers61
Program Memory
Extended Instruction Set 78
Flash Configuration Words 58
Hard Memory Vectors 58
Instructions
Two-Word65
Interrupt Vector 58
Look-up Tables63
Memory Maps 57
Hard Vectors and
Configuration Words
Modes 59
Extended Microcontroller 59
Extended Microcontroller
(Address Shifting) 60
Memory Access (table) 60
Microcontroller 59
Reset Vector 58
Program Memory Modes
Operation of the External Memory Bus
Program Verification and Code Protection
Programming, Device Instructions
PSP. See Parallel Slave Port.
PSPMODE Bit (PSPCON Register) 144
Pulse-Width Modulation. See PWM (CCP Module).
PUSH
PUSH and POP Instructions 62
PUSHL
PWM (CCP Module)
Associated Registers 171
Duty Cycle 170
Example Frequencies/Resolutions 170
Period
Setup for PWM Operation 171
TMR2 to PR2 Match 169
Q
Q Clock

R

RAM. See Data Memory.	
RC_IDLE Mode	
RC_RUN Mode	
RCALL	315
RCON Register	
Bit Status During Initialization	50
Reader Response	392
Register File	69
Register File Summary	71–74
Registers	
ADCON0 (A/D Control 0)	251
ADCON1 (A/D Control 1)	252
ADCON2 (A/D Control 2)	
BAUDCON1 (Baud Rate Control 1)	220
CCPxCON (CCPx Control)	163
CMCON (Comparator Control)	
CONFIG1H (Configuration 1 High)	
CONFIG1L (Configuration 1 Low)	
CONFIG2H (Configuration 2 High)	
CONFIG2L (Configuration 2 Low)	
CONFIG3H (Configuration 3 High)	
CONFIG3L (Configuration 3 Low)	
CVRCON (Comparator Voltage	
Reference Control)	
DEVID1 (Device ID Register 1)	
DEVID2 (Device ID Register 2)	
EECON1 (EEPROM Control 1)	
INTCON (Interrupt Control)	
INTCON2 (Interrupt Control 2)	
INTCON3 (Interrupt Control 3)	
IPR1 (Peripheral Interrupt Priority 1)	
IPR2 (Peripheral Interrupt Priority 2)	
IPR3 (Peripheral Interrupt Priority 3)	
MEMCON (External Memory Bus Control)	
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIE3 (Peripheral Interrupt Enable 3)	
PIR1 (Peripheral Interrupt	
Request (Flag) 1)	112
PIR2 (Peripheral Interrupt	
Request (Flag) 2)	113
PIR3 (Peripheral Interrupt	
Request (Flag) 3)	114
PSPCON (Parallel Slave Port Control)	
RCON (Reset Control)	. 46, 121
RCSTA1 (EUSART Receive	
Status and Control)	219
RCSTA2 (AUSART Receive	
Status and Control)	239
SSPCON1 (MSSP Control 1, I ² C Mode)	
SSPCON1 (MSSP Control 1, SPI Mode)	
SSPCON2 (MSSP Control 2,	
I ² C Master Mode)	185
SSPCON2 (MSSP Control 2, I ² C Slave Mode)	
SSPSTAT (MSSP Status, I ² C Mode)	183
SSPSTAT (MSSP Status, SPI Mode)	
STATUS	
STKPTR (Stack Pointer)	
TOCON (Timer0 Control)	
T1CON (Timer1 Control)	
T2CON (Timer2 Control)	
T3CON (Timer3 Control)	

TXSTA1 (EUSART Transmit Status	
and Control)	218
TXSTA2 (AUSART Transmit Status	
and Control)	
WDTCON (Watchdog Timer Control)	
RESET	
Reset	
Brown-out Reset (BOR)	
MCLR Reset, During Power-Managed Modes	
MCLR Reset, Normal Operation	
Power-on Reset (POR)	
RESET Instruction	
Stack Full Reset	
Stack Underflow Reset	
Watchdog Timer (WDT) Reset	
Resets	
Brown-out Reset (BOR)	
Oscillator Start-up Timer (OST)	
Power-on Reset (POR)	
Power-up Timer (PWRT)	
RETFIE	
RETLW	
RETURN	
Return Address Stack	
Return Stack Pointer (STKPTR)	
RLCF	
RLNCF	
RRCF	
RRNCF	319
S	
SCK	170
SDI	
SDD	
SEC_IDLE Mode	
SEC_RUN Mode	
Serial Clock, SCK	
Serial Data In (SDI)	
Serial Data III (SDI)	
Serial Peripheral Interface. <i>See</i> SPI Mode.	175
SETF	310
Slave Select (SS)	
SLEEP	
Sleep	020
OSC1 and OSC2 Pin States	36
Software Simulator (MPLAB SIM)	
Special Event Trigger. See Compare (CCP Module).	000
Special Features of the CPU	271
SPI Mode (MSSP)	
Associated Registers	181
Bus Mode Compatibility	
Effects of a Reset	
Enabling SPI I/O	
Master Mode	
Master/Slave Connection	
Operation	
Operation in Power-Managed Modes	
Serial Clock	
Serial Data In	
Serial Data Out	-
Slave Mode	
Slave Select	
Slave Select Synchronization	
SPI Clock	
Typical Connection	
	-

<u>SS</u>	
SSPOV	
SSPOV Status Flag	
SSPSTAT Register	
R/₩ Bit	
Stack Full/Underflow Resets	63
STATUS Register	75
SUBFSR	
SUBFWB	
SUBLW	
SUBULNK	
SUBWF	
SUBWFB	
SWAPF	

т

Table Pointer Operations (table)	86
Table Reads/Table Writes	63
TBLRD	. 323
TBLWT	. 324
Timer0	. 147
Associated Registers	. 149
Clock Source Select (T0CS Bit)	. 148
Interrupt	. 149
Operation	. 148
Prescaler	. 149
Switching Assignment	
Prescaler Assignment (PSA Bit)	
Prescaler Select (T0PS2:T0PS0 Bits)	. 149
Prescaler. See Prescaler, Timer0.	
Reads and Writes in 16-Bit Mode	. 148
Source Edge Select (T0SE Bit)	. 148
Timer1	
16-Bit Read/Write Mode	. 153
Associated Registers	. 155
Interrupt	. 154
Operation	
Oscillator151	, 153
Layout Considerations	. 154
Oscillator, as Secondary Clock	
Overflow Interrupt	
Resetting, Using the CCPx	
Special Event Trigger	. 154
TMR1H Register	
TMR1L Register	
Use as a Clock Source	
Use as a Real-Time Clock	. 154
Timer2	
Associated Registers	
Interrupt	. 158
Operation	
Output	
PR2 Register	
TMR2 to PR2 Match Interrupt	
Timer3	
16-Bit Read/Write Mode	
Associated Registers	
Interrupt	
Operation	
Oscillator159	
Overflow Interrupt	<i>,</i>
Special Event Trigger (CCP)	
TMR3H Register	
TMR3L Register	

Timing Diagrams	
A/D Conversion	372
Acknowledge Sequence	210
Asynchronous Reception 229,	245
Asynchronous Transmission	243
Asynchronous Transmission	
(Back-to-Back)	243
Automatic Baud Rate Calculation	225
Auto-Wake-up Bit (WUE) During	
Normal Operation	230
Auto-Wake-up Bit (WUE) During Sleep	230
Baud Rate Generator with Clock Arbitration	204
BRG Overflow Sequence	225
BRG Reset Due to SDA Arbitration During	
Start Condition	213
Bus Collision During a Repeated Start	
Condition (Case 1)	214
Bus Collision During a Repeated Start	
Condition (Case 2)	214
Bus Collision During a Start	
Condition (SCL = 0)	213
Bus Collision During a Stop	
Condition (Case 1)	215
Bus Collision During a Stop	
Condition (Case 2)	215
Bus Collision During Start	
Condition (SDA Only)	
Bus Collision for Transmit and Acknowledge	
Capture/Compare/PWM (CCP1, CCP2)	
CLKO and I/O	
Clock Synchronization	197
Clock/Instruction Cycle	64
EUSART/AUSART Synchronous Receive	
(Master/Slave)	370
EUSART/AUSART Synchronous Transmission	
(Master/Slave)	370
Example SPI Master Mode (CKE = 0)	
Example SPI Master Mode (CKE = 1)	
Example SPI Slave Mode (CKE = 0)	
Example SPI Slave Mode (CKE = 1)	
External Clock (All Modes Except PLL)	356
External Memory Bus for Sleep (Extended	
Microcontroller Mode) 100,	102
External Memory Bus for TBLRD (Extended	
Microcontroller Mode) 100,	
Fail-Safe Clock Monitor	
First Start Bit Timing	
l ² C Bus Data	
I ² C Bus Start/Stop Bits	
I ² C Master Mode (7 or 10-Bit Transmission)	
I ² C Master Mode (7-Bit Reception)	209
I ² C Slave Mode (10-Bit Reception, SEN = 0)	193
I^2C Slave Mode (10-Bit Reception, SEN = 0,	
ADMSK = 01001)	194
$I^{2}C$ Slave Mode (10-Bit Reception, SEN = 1)	
I ² C Slave Mode (10-Bit Transmission)	
I ² C Slave Mode (7-Bit Reception, SEN = 0)	190
I^2C Slave Mode (7-Bit Reception, SEN = 0,	
ADMSK = 01011)	
I^2C Slave Mode (7-Bit Reception, SEN = 1)	
I ² C Slave Mode (7-Bit Transmission)	192
I ² C Slave Mode General Call Address Sequence	
(7 or 10-Bit Address Mode)	200

120 Oten Canditian Descine en
I ² C Stop Condition Receive or
Transmit Mode
MSSP I ² C Bus Data
MSSP I ² C Bus Start/Stop Bits
Parallel Slave Port (PSP) Read
Parallel Slave Port (PSP) Write
PWM Output169
Repeated Start Condition206
Reset, Watchdog Timer (WDT), Oscillator Start-up
Timer (OST) and Power-up Timer (PWRT) 359
Send Break Character Sequence231
Slave Synchronization179
Slow Rise Time (MCLR Tied to VDD,
VDD Rise > TPWRT)49
SPI Mode (Master Mode)178
SPI Mode (Slave Mode, CKE = 0)180
SPI Mode (Slave Mode, CKE = 1)
Synchronous Reception
(Master Mode, SREN)234, 248
Synchronous Transmission
Synchronous Transmission
(Through TXEN)233, 247
Time-out Sequence on Power-up
(MCLR Not Tied to VDD), Case 1
Time-out Sequence on Power-up
(MCLR Not Tied to VDD), Case 2
Time-out Sequence on Power-up
(MCLR Tied to VDD, VDD Rise < TPWRT)
Timer0 and Timer1 External Clock
Transition for Entry to Idle Mode42
Transition for Entry to SEC_RUN Mode
Transition for Entry to Sleep Mode41
Transition for Two-Speed Start-up
(INTRC to HSPLL)
Transition for Wake From Idle to Run Mode
Transition for Wake From Sleep (HSPLL)
Transition From RC_RUN Mode to
PRI RUN Mode40
Transition From SEC_RUN Mode to
PRI_RUN Mode (HSPLL)
Transition to RC RUN Mode
Timing Diagrams and Specifications
Capture/Compare/PWM Requirements
(CCP1, CCP2)
CLKO and I/O Requirements
EUSART/AUSART Synchronous Receive
Requirements
EUSART/AUSART Synchronous Transmission
Requirements

Example SPI Mode Requirements		
(Master Mode, CKE = 0)		
Example SPI Mode Requirements		
(Master Mode, CKE = 1)		
Example SPI Mode Requirements		
(Slave Mode, CKE = 0)		
Example SPI Slave Mode		
Requirements (CKE = 1)		
External Clock Requirements 356		
I ² C Bus Data Requirements (Slave Mode)		
I ² C Bus Start/Stop Bits Requirements		
(Slave Mode)		
Internal RC Accuracy		
MSSP I ² C Bus Data Requirements		
MSSP I ² C Bus Start/Stop Bits Requirements		
PLL Clock		
Reset, Watchdog Timer, Oscillator Start-up		
Timer, Power-up Timer and Brown-out		
Reset Requirements 359		
Timer0 and Timer1 External		
Clock Requirements 360		
Top-of-Stack Access 61		
TSTFSZ		
Two-Speed Start-up 271, 281		
Two-Word Instructions		
Example Cases 65		
N .		

V

VDDCORE/VCAP Pin	279
Voltage Reference Specifications	353
Voltage Regulator (On-Chip)	279
Brown-out Reset (BOR)	280
Low-Voltage Detection (LVD)	279
Operation in Sleep Mode	280
Power-up Requirements	280

W

Watchdog Timer (WDT)	
Associated Registers	
Control Register	
Programming Considerations	
WCOL	205, 206, 207, 210
WCOL Status Flag	205, 206, 207, 210
WWW Address	
WWW, On-Line Support	5
Х	
XORLW	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent				
RE:	Reader Response					
Fron	n: Name					
	Company					
	City / State / ZIP / Country					
	Telephone: ()	FAX: ()				
Application (optional):						
Wou	ld you like a reply?YN					
Devi	Device: PIC18F85J11 Family Literature Number: DS39774C					
Que	stions:					
1. \	What are the best features of this doc	ument?				
-						
-						
2. I	How does this document meet your ha	ardware and software development needs?				
-						
- -	Do you find the organization of this do	sument easy to follow? If not why?				
3. I	Do you find the organization of this do					
-						
4.	What additions to the document do yo	u think would enhance the structure and subject?				
_						
_						
5.	What deletions from the document co	uld be made without affecting the overall usefulness?				
-						
-						
6. I	5. Is there any incorrect or misleading information (what and where)?					
-						
7. I	Year of the second sec second second sec					
-						
-						

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>x xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC18F85J11-I/PT 301 = Industrial temp., TQFP package, QTP pattern #301. b) PIC18F63J11T-I/PT = Tape and reel, Industrial temp., TQFP package.
Device	PIC18F63J11/64J11/65J11 ⁽¹⁾ , PIC18F83J11/84J11/85J11 ⁽¹⁾ , PIC18F63J11/64J11/65J11T ⁽²⁾ , PIC18F83J11/84J11/85J11T ⁽²⁾	
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial)	
Package	PT = TQFP (Thin Quad Flatpack)	
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	Note 1: F = Standard Voltage Range 2: T = In Tape and Reel



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820