

Integrated Device Technology, Inc.

HIGH-SPEED BiCMOS ECL STATIC RAM 256K (32K x 9-BIT) SRAM

PRELIMINARY
IDT10509D
IDT100509D
IDT101509D

FEATURES:

- 32,768-words x 9-bit organization
- Address access time: 8/10/12/15
- Wide word for reduced address loading
- Guaranteed Output Hold time
- Differential Write Clock and Single-Ended Write Enable
- Fully compatible with ECL logic levels
- Separate data input and output
- Standard pinouts

DESCRIPTION:

The IDT10509D, IDT100509D and IDT101509D are 294,912-bit high-speed BiCEMOS™ ECL static random access memories organized as 32Kx9, with separate data inputs and outputs. All I/Os are fully compatible with ECL levels.


These devices are part of a family of nine-bit-wide ECL

SRAMs. The devices have been configured to follow the proposed ECL SRAM JEDEC pinout. Because they are manufactured in BiCEMOS™ technology, however, power dissipation is similar to CMOS devices of equivalent density.

The asynchronous SRAMs are the most straightforward to use because no additional clocks or controls are required: DataOUT is available an access time after the last change of address.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation.

To write data into this device requires the creation of a Write Pulse, which is the combination of the Write Enable and the Write Clock. The differential Write Clock ensures easy creation of a clean write pulse throughout the memory array, reducing requirements on the skew of Write Enable with respect to addresses. Write cycles can be operated in traditional manner by disabling the Write-Clock and using the Write Enable only. Write cycle disables the output pins in conventional fashion.

FUNCTIONAL BLOCK DIAGRAM

2810 drw 01

BiCEMOS is a trademark of Integrated Device Technology, Inc.


COMMERCIAL TEMPERATURE RANGES

AUGUST 1990

PIN CONFIGURATION

(A16) NC	1	48	A11
A4	2	47	A10
A12	3	46	A9
A13	4	45	WE
A14	5	44	D8
CS	6	43	D3
D7	7	42	D2
D6	8	41	Q8
Q7	9	40	Q3
Vcc	10	39	Vcc
Q6	11	38	Q2
Vcc	12	37	VEE
VEE	13	36	Vcc
Q5	14	35	Q1
Vcc	15	34	Vcc
Q4	16	33	Q0
D5	17	32	D1
D4	18	31	Do
A0	19	30	WCLK
A1	20	29	WCLK
A2	21	28	A8
A3	22	27	A7
(A5) NC	23	26	A6
NC	24	25	A5


TOP VIEW



2810 drw 03

300-Mil-Wide
Plastic SSOP Package
48

LOGIC SYMBOL



2810 drw 04

32Kx9
SRAM

PIN DESCRIPTIONS

Symbol	Pin Name
A0 through A14	Address Inputs
Do through D8	Data Inputs
Qo through Q8	Data Outputs
CS	Chip Select Input (Internal pull down)
WE	Write Enable Input
WCLK, WCLK	Differential Write Clock Inputs
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage
NC	No Connect (Not internally bonded)

2810 bbl 01

AC OPERATING RANGES⁽¹⁾

I/O	VEE	Temperature
10K	-5.2V ±5%	0 TO 75°C, air flow exceeding 2 m/sec
100K	-4.5V ±5%	0 TO 85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sec

NOTE:

1. Referenced to Vcc

CAPACITANCE (TA=+25°C, f=1.0MHz)

Symbol	Parameter	SSOP		Unit
		Typ.	Max.	
C _{IN}	Input Capacitance	TBD	—	pF
C _{OUT}	Output Capacitance	TBD	—	pF

2810 bbl 03

TRUTH TABLE⁽¹⁾

CS	WE	WCLK	WCLK	Data out	Function
H	X	X	X	L	Deselected
L	H	X	X	RAM Data	Read
L	X	L	H	RAM Data	Read
L	L	H	L	L	Write, Diff. Clock
L	L	VEE	L	L	Write, Low Clock
L	L	H	VEE	L	Write, High Clock
L	L	VEE	VEE	L	Write, Single Enable

NOTE:
1. H=High, L=Low, X=Don't Care

2810 bbl 04

ECL-10K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating		Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
TA	Operating Temperature		0 to +75	°C
TBIAS	Temperature Under Bias		-55 to +125	°C
TSTG	Storage Temperature	Ceramic	-65 to +150	°C
PT	Power Dissipation		2.0	W
IOUT	DC Output Current (Output High)		-50	mA

2810 b1/05

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this

ECL-10K DC ELECTRICAL CHARACTERISTICS

(VEE = -5.2V, RL = 50Ω to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions		Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit	TA
VOH	Output HIGH Voltage	V IN = V IHA or V ILB		-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
VOL	Output LOW Voltage	V IN = V IHA or V ILB		-1870 -1850 -1830	-	-1665 -1650 -1625	mV	0°C 25°C 75°C
VOHC	Output Threshold HIGH Voltage	V IN = V IHB or V ILA		-1020 -980 -920	-	-	mV	0°C 25°C 75°C
VOLC	Output Threshold LOW Voltage	V IN = V IHB or V ILA		-	-	-1645 -1630 -1605	mV	0°C 25°C 75°C
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1145 -1105 -1045	-	-840 -810 -720	mV	0°C 25°C 75°C
VIL	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs		-1870 -1850 -1830	-	-1490 -1475 -1450	mV	0°C 25°C 75°C
IIH	Input HIGH Current	V IN = V IHA	CS	-	-	220	µA	-
IIL	Input LOW Current	V IN = V ILB	Others	-	-	110	µA	-
			CS	0.5	-	170	µA	-
IEE	Supply Current	All Inputs and Outputs Open	Others	-50	-	90	µA	-
				-280	-220	-	mA	-

2810 b1/06

NOTE:

1. Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

ECL-100K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
TA	Operating Temperature	0 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	Ceramic -65 to +150	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current (Output High)	-50	mA

2810 b1 07

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ECL-100K DC ELECTRICAL CHARACTERISTICS

(VEE = -4.5V, RL = 50Ω to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions		Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit
VOH	Output HIGH Voltage	V IN = V IHA or V ILB		-1025	-955	-880	mV
VOL	Output LOW Voltage	V IN = V IHA or V ILB		-1810	-1715	-1620	mV
VOHC	Output Threshold HIGH Voltage	V IN = V IHB or V ILA		-1035	—	—	mV
VOCL	Output Threshold LOW Voltage	V IN = V IHB or V ILA		—	—	-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs		-1165	—	-880	mV
VIL	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs		-1810	—	-1475	mV
I IH	Input HIGH Current	V IN = V IHA	CS	—	—	220	µA
			Others	—	—	110	
I IL	Input LOW Current	V IN = V ILB	CS	0.5	—	170	µA
			Others	-50	—	90	
IEE	Supply Current	All Inputs and Outputs Open		-260	-200	—	mA

2810 b1 08

NOTE:

- Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.

ECL-101K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit	
VTERM	Terminal Voltage With Respect to GND	+0.5 to -7.0	V	
TA	Operating Temperature	0 to +75	°C	
TBIAS	Temperature Under Bias	-55 to +125	°C	
TSTG	Storage Temperature	Ceramic	-65 to +150	°C
PT	Power Dissipation	2.0	W	
IOUT	DC Output Current (Output High)	-50	mA	

2810 1b/09

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ECL-101K DC ELECTRICAL CHARACTERISTICS

(VEE = -5.2V, RL = 50Ω to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)


Symbol	Parameter	Test Condition	Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit
VOH	Output HIGH Voltage	V IN = V IH A or V IL B	-1025	-955	-880	mV
VOL	Output LOW Voltage	V IN = V IH B or V IL A	-1810	-1715	-1620	mV
VOHC	Output Threshold HIGH Voltage	V IN = V IH B or V IL A	-1035	—	—	mV
VOLC	Output Threshold LOW Voltage	V IN = V IH B or V IL A	—	—	-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs	-1165	—	-880	mV
VIL	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs	-1810	—	-1475	mV
I IH	Input HIGH Current	V IN = V IH A	CS	—	220	μA
		Others	—	—	110	
I IL	Input LOW Current	V IN = V IL B	CS	0.5	—	170
		Others	-50	—	90	μA
IEE	Supply Current	All Inputs and Outputs Open	-280	-220	—	mA

2810 1b/10


NOTE:

- Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

AC TEST LOAD CONDITION



AC TEST INPUT PULSE



Note: All timing measurements are
referenced to 50% input levels.

2810 drw 05

RISE/FALL TIME

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
t_R	Output Rise Time	-	-	2	-	ns
t_F	Output Fall Time	-	-	2	-	ns

2810 drw 11

FUNCTIONAL DESCRIPTION

The IDT10509D, IDT100509D, and IDT101509D BiCMOS ECL static RAMs (SRAM) provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the proposed pinout and functionality for 32Kx9 ECL SRAMs. The ECL-101K meets electrical specifications that combine the ECL-100K temperature and voltage compensated output levels with the high-speed of ECL-10K VEE compatibility (-5.2V).

READ TIMING

The read timing on these asynchronous devices is straightforward. DataOUT is held low until the device is selected by Chip Select (\bar{CS}). Then Address (ADDR) settles and data appears on the output after time t_{AA} . Note that DataOUT is held for a short time (t_{OH}) after the address begins to change for the next access, then ambiguous data is on the bus until a new time t_{AA} .

WRITE TIMING

To write data to the device, a Write Pulse need be formed to control the write to the SRAM array. This device includes on-board logic that provides an internal Write Pulse defined as the logical NOT-AND combination (i.e. NOR, see block diagram) of Write Clock (WCLK) asserted low and the Write Enable (\bar{WE}) asserted low. Note that the Write Clock is a differential input allowing for greater noise rejection and cleaner signal forming over the memory array. This combination of signals is useful for the development of the very short Write Pulse that asynchronous SRAMs need: Write Clock is a carefully formed free-running signal that is de-skewed over the memory array layout; Write Enable is a control signal that

can be generated and delivered with the same skew tolerance as address signals.

While \bar{CS} , ADDR, and DataIN must be valid when Write Pulse (see definition above) goes low. Data is written to the memory cell at the end of the Write Pulse, and inputs must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If \bar{CS} is held low (active) and addresses remain unchanged, the DataOUT pins will output the written data after "Write Recovery Time" (t_{WR}).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads. Balanced cycles mean simpler timing in cache applications.

ALTERNATIVE WRITE OPERATION

The device may also be used other Write Pulse modes, if preferred. The Write Clock input may be converted from differential to single-ended operation as described in the Truth Table. The Write Clock may be disabled altogether, and only the Write Enable used to form Write Pulse, by externally connecting both inputs of the differential Write Clock (WCLK and \bar{WCLK}) to the VEE supply voltage.

Tying the positive side of the differential Write Clock (WCLK) to the VEE voltage will allow for two single-ended write enables, \bar{WE} and WCLK. The internal Write Pulse is in Write mode when both are low.

Tying the negative side of the differential Write Clock (WCLK) to the VEE voltage will allow for two single-ended write enables, \bar{WE} and \bar{WCLK} . The internal Write Pulse is in Write mode when \bar{WE} is low and WCLK is high.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter ⁽¹⁾	Test Condition	10509D8		10509D10		10509D12		10509D15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle											
tACS	Chip Select Access Time	—	—	5	—	5	—	5	—	5	ns
tRCS	Chip Select Recovery Time	—	—	5	—	5	—	5	—	5	ns
tAA	Address Access Time	—	—	8	—	10	—	12	—	15	ns
tOH	Data Hold from Address Change	—	3	—	3	—	3	—	3	—	ns

NOTE:


1. Input and Output reference level is 50% point of waveform.

2810 Ibd 12

READ CYCLE GATED BY CHIP SELECT



READ CYCLE GATED BY ADDRESS



2810 drw 07

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

Symbol	Parameter ⁽¹⁾	Test Condition	10509D8		10509D10		10509D12		10509D15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle											
tcyc	Cycle Time	—	8	—	10	—	12	—	15	—	ns
tw	Write Enable Pulse Width	—	6	—	8	—	10	—	13	—	ns
twL	WCLK Low Pulse Width	—	6	—	8	—	10	—	13	—	ns
twH	WCLK High Pulse Width	—	2	—	2	—	2	—	2	—	ns
twSCS	Chip Select Set-up Time	—	0	—	0	—	0	—	0	—	ns
twSA	Address Set-up Time	—	0	—	0	—	0	—	0	—	ns
twSD2	Data Set-up Time	—	6	—	8	—	10	—	13	—	ns
twSWE	Write Enable Set-up Time	—	0	—	0	—	0	—	0	—	ns
tWHCS ⁽²⁾	Chip Select Hold Time	—	1	—	1	—	1	—	2	—	ns
tWHA ⁽²⁾	Address Hold Time	—	1	—	1	—	1	—	2	—	ns
tWHD ⁽²⁾	Data Hold Time	—	1	—	1	—	1	—	2	—	ns
tWHWE ⁽²⁾	Write Enable Hold Time	—	0	—	0	—	0	—	0	—	ns
tws	Write Disable Time	—	—	5	—	5	—	5	—	5	ns
tWR ⁽³⁾	Write Recovery Time	—	—	5	—	5	—	5	—	5	ns


NOTES:

1. Input and Output reference level is 50% point of waveform.

2. Write Pulse Width is the logical NOT-AND of WE1 and WE2, that is, when both are logical low.

3. twris defined as the time to reflect the newly written data on the Data Outputs (Q0 to Q3) when no new Address Transition occurs.

WRITE CYCLE TIMING DIAGRAM



2810 drw 08

ORDERING INFORMATION

IDT	XXX	X	XX	X	X	Process/ Temp. Range	
Device Type		Architecture	Speed	Package		Blank	Commercial
				V			SSOP
				8			Speed in Nanoseconds
				10			
				12			
				15			
				D			Differential and Single-Ended Write Enables
				10509			256K (32K x 9-bits) BiCMOS ECL-10K Static RAM
				100509			256K (32K x 9-bits) BiCMOS ECL-100K Static RAM
				101509			256K (32K x 9-bits) BiCMOS ECL-101K Static RAM

2810 dw 09