1048576-word × 8-bit / 524288-word × 16-bit CMOS Flash Memory

# **HITACHI**

ADE-203-781A (Z) Rev. 1.0 Apr. 25, 1997

#### Description

The Hitachi HN29VT800 Series, HN29VB800 Series are 1-Mword  $\times$  8-bit/512-kword  $\times$  16-bit CMOS Flash Memory with DINOR (Divided bitline NOR) type memory cells, that realize programming and erase capabilities with a single power supply. The built-in Sequence Controller allows Automatic Program/Erase without complex external control. HN29VT800 Series, HN29VB800 Series enable the low power and high performance systems such as mobile, personal computing and communication products.

#### **Features**

- On-board single power supply ( $V_{CC}$ ):  $V_{CC} = 2.7 \text{ V}$  to 3.6 V
- Access time: 100/120 ns (max)
- Low power dissipation:
  - $I_{CC} = 30 \text{ mA (max) (Read)}$
  - $I_{CC} = 200 \,\mu\text{A} \,(\text{max}) \,(\text{Standby})$
  - -- I<sub>CC</sub> = 40 mA (max) (Program)
  - $I_{CC} = 40 \text{ mA (max) (Erase)}$
  - --  $I_{CC} = 1 \mu A \text{ (type) (Deep powerdown)}$
- Automatic page programming:
  - Programming time: 25 ms (type)
  - Program unit: 128 word
- Automatic erase:
  - Erase time: 50 ms (type)
  - Erase unit: Boot block; 8-kword/16-kbyte × 1 Parameter block; 4-kword/8-kbyte × 2 Main block; 16-kword/32-kbyte × 1 32-kword/64-kbyte × 15

This product is compatible with M5M29FB/T800xx by Ltd. Mitsubishi.

4496203 0033791 482

· Block boot:

— HN29VT800 Series: Top boot— HN29VB800 Series: Bottom boot

• Other functions:

- Software command control

- Selective block lock

— Program suspend/Resume

- Erase suspend/Resume

- Status register read

• Program/Erase endurance

- 10,000 cycles

• Compatible with M5M29FB/T800xx by Ltd. Mitsubishi

### **Ordering Information**


Type No.	Access time	Package
HN29VT800T-10	100 ns	12 × 20.0 mm² 48-pin plastic TSOP I (TFP-48D)
HN29VT800T-12	120 ns	
HN29VB800T-10	100 ns	<del></del> ,
HN29VB800T-12	120 ns	
HN29VT800R-10	100 ns	12 × 20.0 mm² 48-pin plastic TSOP I (Reverse)
HN29VT800R-12	120 ns	(TFP-48DR)
HN29VB800R-10	100 ns	<del></del>
HN29VB800R-12	120 ns	

2

#### **HITACHI**

**4496203 0033792 319** 

#### Pin Arrangement



#### **HITACHI**

**4496203 0033793 255** 

3

# **Pin Description**


Pin name	Function						
A-1 to A18	Address						
I/O0 to I/O15	Input/Output						
CE	Chip enable						
ŌĒ	Output enable						
WE	Write enable						
RP	Reset/Powerdown						
RDY/Busy	Ready/Busy						
WP	Write protect						
BYTE	Byte enable	7.4					
V <sub>cc</sub>	Power supply						
V <sub>ss</sub>	Ground						
NC	No connection	-77					

4

### HITACHI

**4496203 0033794 191** 

### **Block Diagram**



#### **HITACHI**

**4496203 0033795 028** 

# **Memory Map**

HN29VT800 Series I	Mamani Man		LINION IDAGE Co. Inc.			
HIV29V 1000 Series I	метюту мар		HN29VB800 Senes	IN29VB800 Series Memory Map		
× 8 (Byte mode)	× 16 (Word mode)		× 8 (Byte mode)	× 16 (Word mode)		
FC000H to FFFFFH	7E000H to 7FFFFH	8-kword boot block	F0000H to FFFFFH	78000H to 7FFFFH	32-kword main block	
FA000H to FBFFFH	7D000H to 7DFFFH	4-kword parameter block	E0000H to EFFFFH	70000H to 77FFFH	32-kword main block	
F8000H to F9FFFH	7C000H to 7CFFFH	4-kword parameter block	O0000H to DFFFFH	68000H to 6FFFFH	32-kword main block	
F0000H to F7FFFH	78000H to 7BFFFH	16-kword main block	C0000H to CFFFFH	60000H to 67FFFH	32-kword main block	
E0000H to EFFFFH	70000H to 77FFFH	32-kword main block	80000H to BFFFFH	58000H to 5FFFFH	32-kword main block	
D0000H to DFFFFH	68000H to 6FFFFH	32-kword main block	A0000H to AFFFFH	50000H to 57FFFH	32-kword main block	
C0000H to CFFFFH	60000H to 67FFFH	32-kword main block	90000H to 9FFFFH	48000H to 4FFFFH	32-kword main block	
B0000H to BFFFFH	58000H to 5FFFFH	32-kword main block	80000H to 8FFFFH	40000H to 47FFFH	32-kword main block	
A0000H to AFFFFH	50000H to 57FFFH	32-kword main block	70000H to 7FFFFH	38000H to 3FFFFH	32-kword main block	
90000H to 9FFFFH	48000H to 4FFFFH	32-kword main block	60000H to 6FFFFH	30000H to 37FFFH	32-kword main block	
80000H to 8FFFFH	40000H to 47FFFH	32-kword main block	50000H to SFFFFH	28000H to 2FFFFH	32-kword maln block	
70000H to 7FFFFH	38000H to 3FFFFH	32-kword main block	40000H to 4FFFFH	20000H to 27FFFH	32-kword main block	
60000H to 6FFFFH	30000H to 37FFFH	32-kword main block	30000H to 3FFFFH	18000H to 1FFFFH	32-kword main block	
50000H to 5FFFFH	28000H to 2FFFFH	32-kword main block	20000H to 2FFFFH	10000H to 17FFFH	32-kword main block	
40000H to 4FFFFH	20000H to 27FFFH	32-kword main block	10000H to 1FFFFH	08000H to 0FFFFH	32-kword main block	
30000H to 3FFFFH	18000H to 1FFFFH	32-kword main block	08000H to 0FFFFH	04000H to 07FFFH	16-kword main block	
20000H to 2FFFFH	10000H to 17FFFH	32-kword main block	06000H to 07FFFH	03000H to 03FFFH	4-kword parameter block	
10000H to 1FFFFH	08000H to 0FFFFH	32-kword main block	04000H to 05FFFH	02000H to 02FFFH	4-kword parameter block	
00000H to 0FFFFH	00000H ta 07FFFH	32-kword main block	00000H to 03FFFH	00000H to 01FFFH	8-kword boot block	
A-1 to A18 (Byte mode)	A0 to A18 (Word mode)		A-1 to A18 (Byte mode)	A0 to A18 (Word mode)		

6

### HITACHI

■ 4496203 0033796 T64 **■** 

Top Boot Block Address Map\*1

	Addre	ess						Size		
Block	A18	A17	A16	A15	A14	A13	A12	× 8 (Byte mode)	× 16 (Word mode)	
Block18	1	1	1	1	1	1	×	16-kbyte	8-kword	
Block17	1	1	1	1	1	0	1	8-kbyte	4-kword	
Block16	1	1	1	1	1	0	0	8-kbyte	4-kword	
Block15	1	1	1	1	0	×	×	32-kbyte	16-kword	
Block14	1	1	1	0	×	×	×	64-kbyte	32-kword	
Block13	1	1	0	1	×	×	×	64-kbyte	32-kword	
Block12	1	1	0	0	×	×	×	64-kbyte	32-kword	
Block11	1	0	1	1	×	×	×	64-kbyte	32-kword	
Block10	1	0	1	0	×	×	×	64-kbyte	32-kword	
Block9	1	0	0	1	×	×	×	64-kbyte	32-kword	
Block8	1	0	0	0	×	×	×	64-kbyte	32-kword	
Block7	0	1	1	1	×	×	×	64-kbyte	32-kword	
Block6	0	1	1	0	×	×	×	64-kbyte	32-kword	
Block5	0	1	0	1	×	×	×	64-kbyte	32-kword	
Block4	0	1	0	0	×	×	×	64-kbyte	32-kword	
Block3	0	0	1	1	×	×	×	64-kbyte	32-kword	
Block2	0	0	1	0	×	×	×	64-kbyte	32-kword	
Block1	0	0	0	1	×	×	×	64-kbyte	32-kword	
Block0	0	0	0	0	×	×	×	64-kbyte	32-kword	

Note: 1.  $\times$  can be  $V_{iH}$ . Address except block address must be  $V_{iH}$ .

HITACHI

**4496203 0033797 9T0** 

# Bottom Boot Block Address Map\*1

	Addre	ess						Size		
Block	A18	A17	A16	A15	A14	A13	A12	×8 (Byte mode)	× 16 (Word mode)	
Block18	1	1	1	1	×	×	×	64-kbyte	32-kword	
Block17	1	1	1	0	×	×	×	64-kbyte	32-kword	
Block16	1	1	0	1	×	×	×	64-kbyte	32-kword	
Block15	1	1	0	0	×	×	×	64-kbyte	32-kword	
Block14	1	0	1	1	×	×	×	64-kbyte	32-kword	
Block13	1	0	1	0	×	×	×	64-kbyte	32-kword	
Block12	1	0	0	1	×	×	×	64-kbyte	32-kword	
Block11	1	0	0	0	×	×	×	64-kbyte	32-kword	
Block10	0	1	1	1	×	×	×	64-kbyte	32-kword	
Block9	0	1	1	0	×	×	×	64-kbyte	32-kword	
Block8	0	1	0	1	×	×	×	64-kbyte	32-kword	
Block7	0	1	0	0	×	×	×	64-kbyte	32-kword	
Block6	0	0	1	1	×	×	×	64-kbyte	32-kword	
Block5	0	0	1	0	×	×	×	64-kbyte	32-kword	
Block4	0	0	0	1	×	×	×	64-kbyte	32-kword	
Block3	0	0	0	0	1	×	×	32-kbyte	16-kword	
Block2	0	0	0	0	0	1	1	8-kbyte	4-kword	
Block1	0	0	0	0	0	1	0	8-kbyte	4-kword	
Block0	0	0	0	0	0	0	×	16-kbyte	8-kword	

Note: 1.  $\times$  can be  $V_{iH}$ . Address except block address must be  $V_{iH}$ .

8

#### HITACHI

**4496203 0033798 837** 

#### **Mode Selection**

Word Mode ( $\overline{BYTE} = V_{IH}$ )

Mode	Pin	CE	<u>OE</u>	WE	$\overline{RP}$	RDY/Busy	I/O0 to I/O15
Read	Array	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>он</sub> (High-Z)	Dout
	Status register	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>iH</sub>	X*5	Status Register Data
	Lock bit status	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IH</sub>	×	Lock bit data (I/O6)
	Identifier (Maker)*1, *2	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>iH</sub>	V <sub>IH</sub>	V <sub>он</sub> (High-Z)	07H
	Identifier (Device)*1, *3	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>он</sub> (High-Z)	85H / 86H*6
Output disable		VIL	V <sub>iH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	×	High-Z
Standby		V <sub>IH</sub>	×*5	×* <sup>5</sup>	V <sub>IH</sub>	×	High-Z
Command write*4	Program	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	×	Command/Data in
	Erase	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>iH</sub>	×	Command
	Others	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IH</sub>	×	Command
Deep powerdown		×* <sup>5</sup>	×	×	V <sub>IL</sub>	V <sub>oн</sub> (High-Z)	High-Z

Notes: 1. The command programming mode is used to output the identifier code. Refer to the table of Software Command Definition.

- 2.  $A0 = V_{IL}$
- 3.  $A0 = V_{1H}$
- 4. Refer to the table of Software Command Definition. Programming and erase operation begins after mode setting by command input.
- 5.  $\times$  can be  $V_{IL}$  or  $V_{IH}$  for control pins, and  $V_{OL}$  or  $V_{OH}$  (High-Z) for RDY/Busy pin. The RDY/Busy is an open drain output pin and indicates status of the internal WSM. When low, it indicates the WSM is Busy performing an operation. A pull-up resistor of 10 k to 100 k  $\Omega$  is required to allow the RDY/Busy signal to transition high indicating a Ready WSM condition.
- 6. 85H: HN29VT800 Series, 86H: HN29VB800 Series.

9

#### **HITACHI**

 $\overline{BYTE}$  Mode ( $\overline{BYTE} = V_{IL}$ )

Mode	Pin	CE	<u>OE</u>	WE	RP	RDY/Busy	I/O0 to I/O7
Read	Array	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>он</sub> (High-Z)	Dout
	Status register	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	×* <sup>5</sup>	Status Register Data
	Lock bit status	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	×	Lock bit data (I/O6)
	Identifier (Maker)*1, *2	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>он</sub> (High-Z)	07H
	Identifier (Device)*1, *3	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>он</sub> (High-Z)	85H / 86H*6
Output disable		VIL	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	×	High-Z
Standby		V <sub>IH</sub>	×*5	×*5	V <sub>IH</sub>	×	High-Z
Command write*4	Program	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	×	Command/Data in
	Erase	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	×	Command
	Others	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	×	Command
Deep powerdown		X*5	×	×	V <sub>IL</sub>	V <sub>oH</sub> (High-Z)	High-Z

Notes: 1. The command programming mode is used to output the identifier code. Refer to the table of Software Command Definition.

- 2.  $A0 = V_{iL}$
- 3.  $A0 = V_{H}$
- 4. Refer to the table of Software Command Definition. Programming and erase operation begins after mode setting by command input.
- 5.  $\times$  can be  $V_{IL}$  or  $V_{IH}$  for control pins, and  $V_{OL}$  or  $V_{OH}$  (High-Z) for RDY/Busy pin. The RDY/Busy is an open drain output pin and indicates status of the internal WSM. When low, it indicates the WSM is Busy performing an operation. A pull-up resistor of 10 k to 100 k  $\Omega$  is required to allow the RDY/Busy signal to transition high indicating a Ready WSM condition.
- 6. 85H: HN29VT800 Series, 86H: HN29VB800 Series.

10

#### HITACHI

**4496203 0033800 215** 

#### **Software Command Definition**

	First bus	cycle		Second bus cycle			Third bus cycle		
Command	Operation mode	Address	Data (I/O7 to I/O0)*1	Operation mode	Address	Data (I/O7 to I/O0)	Operation mode	Address	Data (I/O7 to I/O0)
Read array (memory)	Write	×	FFH						
Read identifier codes	Write	×	90H	Read	IA*2	ID*2		-	•
Read status register	Write	×	70H	Read	×	SRD*3			
Clear status register	Write	×	50H						
Page program*⁵	Write	×	41H	Write	WA0*⁴	WD0*⁴	Write	WA1	WD1
Block erase	Write	×	20H	Write	BA*6	D0H			
Suspend	Write	×	вон						
Resume	Write	×	DOH						
Read lock bit status	Write	×	71H	Read	ВА	I/O6* <sup>7</sup>			
Lock bit program/confirm	Write	×	77H	Write	ВА	D0H			
Erase all unlocked blocks	Write	×	А7Н	Write	×	D0H			

Notes: 1. In the word mode, upper byte data (I/O8 to I/O15) is ignored.

- 2. IA = Identifier address,  $A0 = V_{IL}$  (Manufacture code),  $A0 = V_{IH}$  (Device code), ID = ID code,  $\overline{BYTE} = V_{IL}$ : A-1, A1 to A18 =  $V_{IL}$ ,  $\overline{BYTE} = V_{IH}$ : A1 to A18 =  $V_{IL}$ .
- 3. SRD = Status register data
- 4. WA = Write address, WD = Write data
- BYTE = V<sub>II</sub>: Write address and write data must be provided sequentially from 00H to FFH for A-1 to A6. Page size is 256 byte (256-byte × 8-bit).
  BYTE = V<sub>II</sub>: Write address and write data must be provided sequentially from 00H to 7FH for A0 to A6. Page size is 128 word (128-word × 16-bit).
- 6. BA = Block address (A12 to A18), (Addresses except block address must be  $V_{\text{\tiny IH}}$ )
- 7. I/O6 provides block lock status, I/O6 = 1: Block unlocked, I/O6 = 0: Block locked.

HITACHI

**•••** 4496203 0033801 151 **•••** 

#### **Block Locking (TSOP package)**

RP	WP	Lock bit (ir	nternally) Write protection provided
V <sub>IL</sub>	×	×	All blocks locked (Deep powerdown mode)
V <sub>HH</sub>	×	×	All blocks unlocked
V <sub>IH</sub>	V <sub>IL</sub>	0	Blocks locked (Depend on lock bit data)
V <sub>IH</sub>	V <sub>IL</sub>	1	Blocks unlocked (Depend on lock bit data)
V <sub>IH</sub>	V <sub>IH</sub>	×	All blocks unlocked

Note: I/O6 provided lock status of each block after writing the Read lock status command (71H). WP pin must not be switched during performing Read/Write operations or WSM busy (WSMS = 0).

#### Status Register Data (SRD)

Symbol	Function	Definition	
SR. 7 (I/O7)	Write state machine status	1 = Ready	0 = Busy
SR. 6 (I/O6)	Suspend status	1 = Suspend	0 = Operation in progress/completed
SR. 5 (I/O5)	Erase status	1 = Error	0 = Successful
SR. 4 (I/O4)	Program status	1 = Error	0 = Successful
SR. 3 (I/O3)	Block status after program	1 = Error	0 = Successful
SR. 2 (1/O2)	Reserved		the definition for these bits are to be se bits should be masked out when the polled.
SR. 1 (I/O1)	Reserved	_	
SR. 0 (I/O0)	Reserved	-	

Note: The RDY/Busy is an open drain output pin and indicates status of the internal WSM. When low, it indicates that the WSM is Busy performing an operation. A pull-up resistor of 10k Ω to 100k Ω is required to allow the RDY/Busy signal to transition high indicating a Ready WSM condition. I/O3 indicates the block status after the page programming. When I/O3 is High, the page has the over-programmed cell. If over-program occurs, the device is block failed. However, if I/O3 is High, please try the block erase to the block. The block may revive.

12

#### **HITACHI**

**==** 4496203 0033802 098 **==** 

#### **Device Identifier Mode**

The device identifier mode allows the reading out of binary codes that identify manufacturer and type of device, from outputs of Flash Memory. By this mode, the device will be automatically matched its own corresponding erase and programming algorithm.

#### HN29VT800 Series, HN29VB800 Series Identifier Code

Pins	A0	1/07	1/06	1/05	1/04	1/03	1/02	1/01	1/00	Hex. data
Manufacturer code	0	0	0	0	0	0	1	1	1	07H
Device code (T series)	1	1	0	0	0	0	1	0	1	85H
Device code (B series)	1	1	0	0	0	0	1	1	0	86H

Notes: 1. Device identifier code can be read out by using the read identified codes command.

- 2. In the word mode, the same data as I/O7 to I/O0 is read out from I/O15 to I/O8.
- A9 = V<sub>HH</sub> mode. A9 = 11.5 V to 13.0 V. Set A9 to V<sub>HH</sub> min 200 ns before falling edge of \overline{CE} in ready status. Min 200 ns after return to V<sub>HH</sub>, device can't be accessed. A1 to A8, A10 to A18, \overline{CE}, \overline{OE}, = V<sub>IL</sub>, \overline{WE} = V<sub>IH</sub> I/O15/A-1 = V<sub>IL</sub> (BYTE = L).

#### Operations of the HN29VT800 Series, HN29VB800 Series

The HN29VT800 Series, HN29VB800 Series include on-chip program/erase control circuitry. The Write State Machine (WSM) controls block erase and page program operations. Operational modes are selected by the commands written to the Command User Interface (CUI). The Status Register indicates the status of the WSM and when the WSM successfully completes the desired program or block erase operation. A Deep Powerdown mode is enabled when the  $\overline{RP}$  pin is at  $V_{SS}$  minimizing power consumption.

Read: The HN29VT800 Series, HN29VB800 Series have three read modes, which accesses to the memory array, the Device Identifier and the Status Register. The appropriate read command are required to be written to the CUI. Upon initial device powerup or after exit from deep powerdown, the HN29VT800 Series, HN29VB800 Series automatically reset to read array mode. In the read array mode, low level input to  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$ , high level input to  $\overline{\text{WE}}$  and  $\overline{\text{RP}}$ , and address signals to the address inputs (A0 to A18) output the data of the addressed location to the data input/output (I/O0 to I/O15).

Write: Writes to the CUI enable reading of memory array data, device identifiers and reading and clearing of the Status Register, they also enable block erase and program. The CUI is written by bringing  $\overline{WE}$  to low level, while  $\overline{CE}$  is at low level and  $\overline{OE}$  is at high level. Addresses and data are latched on the earlier rising edge of  $\overline{WE}$  and  $\overline{CE}$ . Standard micro-processor write timings are used.

Output Disable: When  $\overline{OE}$  is at  $V_{IH}$ , output from the device is disabled. Data input/output are in a high impedance (High-Z) state.

HITACHI

🖿 4496203 0033803 T24 🖿

Standby: When  $\overline{CE}$  is at  $V_{IH}$ , the device is in the standby mode and its power consumption is reduced. Data input/output are in a high impedance (High-Z) state. If the memory is deselected during block erase or program, the internal control circuits remain active and the device consume normal active power until the operation completes.

**Deep Powerdown:** When  $\overline{RP}$  is at  $V_{IL}$ , the device is in the deep powerdown mode and its power consumption is substantially low. During read modes, the memory is deselected and the data input/output are in a high impedance (High-Z) state. After return from powerdown, the CUI is reset to Read Array and the Status Register is cleared to value 80H. During block erase or program modes,  $\overline{RP}$  low will abort either operation. Memory array data of the block being altered become invalid.

#### **Functional Description**

The device operations are selected by writing specific software command into the CUI.

Read Array Command (FFH): The device is in read array mode on initial device power up and after exit from deep power down, or by writing FFH to the CUI. The device remains in Read Array mode until the other commands are written.

Read Device Identifier Command (90H): Though PROM programmers can normally read device identifier codes by raising A9 to high voltage, multiplexing high voltage onto address lines is not desired for micro-processor system. It is an other means to read device identifier codes that Read Device Identifier Code Command (90H) is written to the command latch. Following the write of the Read Device Identifier command of 90H, the manufacturer code and the device code can be read from addresses 00000H and 00001H, respectively.

Read Status Register Command (70H): The Status Register is read after writing the read status register command of 70H to the CUI. The contents of Status Register are latched on the later falling edge of  $\overline{OE}$  or  $\overline{CE}$ . So  $\overline{CE}$  or  $\overline{OE}$  must be toggled every status read.

Clear Status Register Command (50H): The Erase Status and Program Status bits are set to High by the Write State Machine and can be reset by the Clear Status Register command of 50H. These bits indicates various failure conditions.

**Block Erase/Confirm Command (20H/D0H):** Automated block erase is initiated by writing the Block Erase of 20H followed by the Confirm command of D0H. An address within the block to be erased is required. The WSM executes iterative erase pulse application and erase verify operation.

Suspend/Resume Command (B0H/D0H): Writing the suspend command of B0H during block erase operation interrupts the block erase operation and allows read out from another block of memory. Writing the suspend command of B0H during program operation interrupts the program operation and allows read out from another block of memory. The device continues to output status register data when read, after the suspend command is written to it. Polling the WSM status and suspend status bits will determine when the erase operation or program operation has been suspended. At this point, writing of the read array command to the CUI enables reading data from blocks other than that which is suspended. When the resume command of D0H is written to the CUI, the WSM will continue with the erase or program processes.

14

#### HITACHI

**==** 4496203 0033804 960 **==** 

Page Program Command (41H): Page program allows fast programming of 128-word of data. Writing of 41H initiates the page program operation. From 2nd cycle to 129th cycle write data must be serially inputted. Address A6 to A0 have to be incremented from 00H to 7FH. After completion of data loading, the WSM controls the program pulse application and verify operation. Basically re-program must not be done on a page which has already programmed.

**Data Protection:** The HN29VT800 Series, HN29VB800 Series provide selective block locking of memory blocks. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the HN29VT800 Series, HN29VB800 Series have a master write protect pin  $(\overline{WP})$  which prevents any modifications to memory blocks whose lock-bits are set to Low, when  $\overline{WP}$  is low. When  $\overline{WP}$  is high or  $\overline{RP}$  is  $V_{HH}$ , all blocks can be programmed or erased regardless of the state of lock-bits, and the lock-bits are cleared to High by erase.

Power Supply Voltage: A delay time of 2  $\mu$ s is required before any device operation is initiated. The delay time is measured from the time  $V_{CC}$  reaches  $V_{CC}$  min (3.0 V). During powerup,  $\overline{RP} = V_{SS}$  is recommended. Falling in Busy status is not recommended for possibility of damaging the device.

#### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Notes
V <sub>cc</sub> voltage	V <sub>cc</sub>	-0.2 to +4.6	٧	1
All input and output voltages except $V_{cc}$ , A9, $\overline{RP}$	Vin, Vout	-0.6 to +4.6	V	1, 2
A9, RP supply voltage	V <sub>HH</sub> , V <sub>ID</sub>	-0.6 to +14.0	٧	1, 2
Operating temperature range	Topr	-20 to +85	°C	
Storage temperature range	Tstg	-65 to +125	°C	
Storage temperature under bias	Tbias	-20 to +85	°C	

Notes: 1. Relative to V<sub>ss</sub>.

2. Minimum DC voltage is -0.5 V on input/output pins. During transition, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins are  $V_{cc}$  +0.5 V which, during transitions, may overshoot to  $V_{cc}$  +1.5 V for periods < 20 ns.

#### Capacitance ( $Ta = 25^{\circ}C$ , f = 1 MHz)

Parameter	Symbol	Min	Type	Max	Unit	Test conditions
Input capacitance	Cin	-		8	pF	Vin = 0 V
Output capacitance	Cout		_	12	pF	Vout = 0 V

15

#### HITACHI

**DC Characteristics** ( $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $Ta = -20 \text{ to } +85^{\circ}\text{C}$ )

Parameter	Symbol	Min	Туре	Max	Unit	Test conditions
Input leakage current	Į,	-1	_	1	μА	Vin = V <sub>ss</sub> to V <sub>cc</sub>
Output leakage current	<b>L</b> ₀	-10	_	10	μΑ	Vout = V <sub>ss</sub> to V <sub>cc</sub>
Standby V <sub>cc</sub> current	I <sub>SB1</sub>	_	50	200	μА	$Vin = V_{iH}/V_{iL}, \overline{CE} = \overline{RP} = \overline{WP} = V_{iH}$
	I <sub>SB2</sub>		1	5	μА	$\frac{\text{Vin} = \text{V}_{\text{SS}} \text{ or V}_{\text{CC}},}{\text{CE} = \overline{\text{RP}} = \overline{\text{WP}} = \text{V}_{\text{CC}} \pm 0.3 \text{ V}}$
Deep powerdown V <sub>cc</sub> current	I <sub>SB3</sub>		5	15	μΑ	$Vin = V_{iH}/V_{iL}, \overline{RP} = V_{iL}$
	I <sub>SB4</sub>	_	1	5	μА	$Vin = V_{SS} \text{ or } V_{CC}, \overline{RP} = V_{SS} \pm 0.3 \text{ V}$
Read V <sub>cc</sub> current	l <sub>cc1</sub>	_	7	30	mA	$\begin{aligned} & \text{Vin} = V_{\text{IH}}/V_{\text{IL}}, \overline{CE} = V_{\text{IL}}, \\ & \overline{RP} = \overline{OE} = V_{\text{IH}},  f = 10 \text{ MHz}, \\ & \text{lout} = 0 \text{ mA} \end{aligned}$
Write V <sub>cc</sub> current	l <sub>CC2</sub>		_	30	mA	$\frac{Vin = V_{iH}/V_{iL}, \overline{CE} = \overline{WE} = V_{iL},}{\overline{RP} = \overline{OE} = V_{iH}}$
Programming V <sub>cc</sub> current	l <sub>cc3</sub>	_	_	40	mA	$Vin = V_{iH}/V_{iL}, \overline{CE} = \overline{RP} = \overline{WP} = V_{iH}$
Erasing V <sub>cc</sub> current	l <sub>cc4</sub>	_		40	mA	$Vin = V_{IH}/V_{IL}, \overline{CE} = \overline{RP} = \overline{WP} = V_{IH}$
Suspend V <sub>cc</sub> current	I <sub>CC5</sub>	_		200	μА	$Vin = V_{IH}/V_{IL}, \overline{CE} = \overline{RP} = \overline{WP} = V_{IH}$
RP all block unlocked current	l <sub>RP</sub>	_	_	100	μΑ	RP = V <sub>HH</sub> max
A9 intelligent identifier current	ļ <sub>iD</sub>		_	100	μА	A9 = V <sub>ID</sub> max
A9 intelligent identifier voltage	V <sub>ID</sub>	11.4	12.0	12.6	٧	
RP unlocked voltage	V <sub>HH</sub>	11.4	12.0	12.6	٧	
Input voltage	V <sub>IL</sub>	-0.5	_	0.8	٧	
	V <sub>IH</sub>	2.0	_	V <sub>cc</sub> + 0.5	٧	
Output voltage	V <sub>OL</sub>	_	_	0.45	٧	l <sub>oL</sub> = 5.8 mA
	V <sub>OH1</sub>	0.85× V <sub>cc</sub>	_	_	٧	I <sub>OH</sub> = -2.5 mA
	V <sub>OH2</sub>	V <sub>cc</sub> - 0.4		_	٧	$l_{OH} = -100  \mu A$
Low V <sub>cc</sub> lock-out voltage*2	V <sub>LKO</sub>	1.2	_	_	٧	

Notes: 1. All currents are RMS unless otherwise noted. Typical values at  $V_{cc} = 3.3 \text{ V}$ ,  $Ta = 25^{\circ}\text{C}$ .

16

#### HITACHI

**4**496203 0033806 733 **-**

<sup>2.</sup> To protect initiation of write cycle during V<sub>cc</sub> powerup/powerdown, a write cycle is locked out for V<sub>cc</sub> less than V<sub>LKO</sub>. If V<sub>cc</sub> is less than V<sub>LKO</sub> Write State Machine is reset to read mode. When the Write State Machine is in Busy state, if V<sub>cc</sub> is less than V<sub>LKO</sub>, the alternation of memory contents may occur.

AC Characteristics ( $V_{CC} = 2.7 \text{ V}$  to 3.6 V,  $Ta = -20 \text{ to } +85^{\circ}\text{C}$ )

#### **Test Conditions**

• Input pulse levels:  $V_{IL} = 0 \text{ V}$ ,  $V_{IH} = 3.0 \text{ V}$ 

• Input rise and fall time:  $\leq 5$  ns


• Output load: 1 TTL gate +30 pF (Including scope and jig.)

• Reference levels for measuring timing: 1.5 V

#### V<sub>CC</sub> Powerup/Powerdown Timing

Parameter	Symbol	Min	Туре	Max	Unit	
$\overline{RP} = V_{IH}$ setup time from $V_{CC}$ min	t <sub>vcs</sub>	2			us	_

Note: During powerup/powerdown, by the noise pulses on control pins, the device has possibility of accidental erasure or programming. The device must be protected against initiation of write cycle for memory contents during powerup/powerdown. The delay time of min 2 µs is always required before read operation or write operation is initiated from the time V<sub>cc</sub> reaches V<sub>cc</sub> min during powerup/powerdown. By holding  $\overline{\mathbb{RP}}$  V<sub>iL</sub>, the contents of memory is protected during V<sub>cc</sub> powerup/powerdown. During powerup,  $\overline{\mathbb{RP}}$  must be held V<sub>iL</sub> for min 2 µs from the time V<sub>cc</sub> reaches V<sub>cc</sub> min. During powerdown,  $\overline{\mathbb{RP}}$  must be held V<sub>iL</sub> until V<sub>cc</sub> reaches V<sub>ss</sub>.  $\overline{\mathbb{RP}}$  doesn't have latch mode, so  $\overline{\mathbb{RP}}$  must be held V<sub>iH</sub> during read operation or erase/program operation.



17

#### **HITACHI**

🖿 4496203 0033807 67T 🔙

### **Read Operation**

HN291	/TROO/	HN291	/B800

		-10		-12		<del></del>
Parameter	Symbol	Min	Max	Min	Max	Unit
Read cycle time	t <sub>RC</sub>	100	_	120	_	ns
Address to output delay	t <sub>ACC</sub>	_	100		120	ns
CE to output delay	t <sub>ce</sub>		100	_	120	ns
OE to output delay	t₀∈		50	_	60	ns
RP access time	t <sub>AP</sub>		300	_	600	ns
CE or OE high to output float *1	t <sub>or</sub>	_	25		30	ns
Address to output hold	t <sub>он</sub>	0	_	0	_	ns
OE hold from WE high						
Status register read in busy	t <sub>oeh</sub>	100	_	120	_	ns
OE hold from WE high						
Other read	t <sub>OEH</sub>	0	_	0		ns
RP recovery time before read	t <sub>es</sub>	500	_	500		ns
RP low to output High-Z	t <sub>PHZ</sub>		150	_	300	ns
CE low to BYTE high or low	t <sub>ecd</sub>		5	<del></del>	5	ns
Address to BYTE high or low	t <sub>BAD</sub>		5		5	ns
BYTE to output delay	t <sub>eyte</sub>	_	100		120	ns
BYTE low to output High-Z	t <sub>sHZ</sub>		25	_	30	ns
**						

Notes: 1. t<sub>DF</sub> is defined as the time at which the output achieves the open circuit condition and data is no longer driven.


18

### HITACHI

**4**496203 0033808 506 **=** 

<sup>2.</sup> Timing measurements are made under read timing waveform.

Read Timing Waveform (Byte Mode or Word Mode)




19

### **HITACHI**

**■ 4496203 0033809 442** 

Read Timing Waveform (Byte Mode, Word Mode Switch)



20

### HITACHI

**4496203 0033810 164** 

### **Command Write Operation**

#### HN29VT800/HN29VB800

		-10			-12			
Parameter	Symbol	Min	Туре	Max	Min	Type	Max	_ Unit
Write cycle time	twc	100		_	120			ns
Address setup time	t <sub>AS</sub>	50	_		50			ns
Address hold time	t <sub>AH</sub>	10	_		10	<del></del>		ns
Data setup time	tos	50			50	_	_	ns
Data hold time	t <sub>oH</sub>	10			10	_	_	ns
CE setup time	tcs	0			0			ns
CE hold time	t <sub>сн</sub>	0			0		_	ns
Write pulse width	t <sub>we</sub>	60	_	_	60		_	ns
Write pulse high time	t <sub>weh</sub>	20	_	_	20			ns
WE setup time	t <sub>ws</sub>	0		_	0		_	ns
WE hold time	t <sub>wn</sub>	0	_		0	_	_	ns
CE pulse width	t <sub>CEP</sub>	60	_	_	60	_	_	ns
CE pulse high time	t <sub>ceph</sub>	20	_	_	20	_		ns
Duration of program operation	t <sub>DAP</sub>	_	25	80		25	80	ms
Duration of block erase operation	t <sub>DAE</sub>		50	600	_	50	600	ms
BYTE high or low setup time	t <sub>es</sub>	50			50			ns
BYTE high or low hold time	t <sub>BH</sub>	100		_	120		_	ns
RP high recovery to WE low	t <sub>PS</sub>	500	_		500		_	ns
Block lock setup to write enable high	t <sub>BLS</sub>	100	_	_	120	_	_	ns
	t <sub>wps</sub>	100		_	120			ns
Block lock hold from valid SRD	t <sub>BLH</sub>	0			0			ns
	t <sub>wph</sub>	0			0		<del></del>	ns
WE high to RDY/Busy low	t <sub>whal</sub>			100		_	120	ns
CE high to RDY/Busy low	t <sub>EHRL</sub>	_	_	100		_	120	ns

Note: Read operation parameters during command write operations mode are the same as during read timing waveform. Typical values at  $V_{cc} = 3.3 \text{ V}$ ,  $Ta = 25^{\circ}\text{C}$ .

**HITACHI** 


■ 4496203 0033**81**1 0T0 **■** 

#### **Erase and Program Performance**

Parameter	Min	Type	Max	Unit	
Main block write time (Page mode)		6.4	20.4	s	
Page write time	_	25	80	ms	
Block erase time		50	600	ms	

Note: Typical values at  $V_{cc} = 3.3 \text{ V}$ , Ta = 25°C. These values exclude system level overhead.

### Page Program Timing Waveform ( $\overline{WE}$ control)




22

#### **HITACHI**

■ 4496203 0033812 T37 ■

### Page Program Timing Waveform (CE control)




HITACHI

**4496203 0033813 973** 

23

Write Timing Waveform for Erase Operations (WE control)




24

#### **HITACHI**

■ 4496203 0033814 80T ■


Write Timing Waveform for Erase Operations (CE control)



HITACHI

4496203 0033815 746

### Page Program Flowchart




26

### **HITACHI**

**■** 4496503 0033816 685 **■** 

#### **Block Erase Flowchart**




27

**4496203 0033817 519 📖** 

**HITACH!** 

#### **Full Status Check Procedure**




28

### **HITACHI**

**■ 4496203 0033818 455 ■** 


### Suspend/Resume Flowchart



**HITACHI** 

**■ 4496203 0033819 391** 

#### Lock Bit Program Flowchart



30


### HITACHI

**=** 4496203 0033820 003 **=** 

#### **Data Protection Operation**

Page programming and Block Erasing can be locked by programming a nonvolatile lock bit for each block. When  $\overline{WP}$  is  $V_{IL}$  level, those locked blocks as reflected by the Block-Lock Status bits, are protected from inadvertent Page programming or Block Erasing.


Programmed block data and Lock-Bit Data can be locked When  $\overline{WP}$  is  $V_{IL}$  level.



**HITACHI** 

💶 4496203 0033821 T4T 📰

Programmed block data and Lock-Bit Data can be erased by block erase command When  $\overline{WP}$  is  $V_{tL}$  level or  $\overline{RP}$  is  $V_{HH}$  level.




32

### HITACHI

■ 4496203 0033822 986 ■

#### **Operation Status and Effective Command**



**HITACHI** 


**4496203 0033823 812** 

33

### **Package Dimensions**

### HN29VT800T/HN29VB800T Series (TFP-48D)

Unit: mm



34


### HITACHI

**=** 4496203 0033824 759 **=** 

### Package Dimensions (cont.)

### HN29VT800R/HN29VB800R Series (TFP-48DR)

Unit: mm



**HITACHI** 

**■** 4496203 0033825 695 **■**