

## 8K x 8 HIGH-SPEED CMOS STATIC RAM

MARCH 2006

### FEATURES

- High-speed access time: 10 ns
- CMOS low power operation
  - 1 mW (typical) CMOS standby
  - 125 mW (typical) operating
- TTL compatible interface levels
- Single 5V power supply
- Fully static operation: no clock or refresh required
- Lead-free available

### DESCRIPTION


The ISSI IS61C64AL is a very high-speed, low power, 8192-word by 8-bit static RAM. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns with low power consumption.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 150  $\mu$ W (typical) with CMOS input levels.

Easy memory expansion is provided by using one Chip Enable input,  $\overline{CE}$ . The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.

The IS61C64AL is packaged in the JEDEC standard 28-pin, 300-mil SOJ, and TSOP.



### FUNCTIONAL BLOCK DIAGRAM



Copyright ©2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

## TRUTH TABLE

Mode	<b>WE</b>	<b>CE</b>	<b>OE</b>	I/O Operation	V <sub>DD</sub> Current
Not Selected (Power-down)	X	H	X	High-Z	I <sub>SB1</sub> , I <sub>SB2</sub>
Output Disabled	H	L	H	High-Z	I <sub>CC</sub>
Read	H	L	L	D <sub>OUT</sub>	I <sub>CC</sub>
Write	L	L	X	D <sub>IN</sub>	I <sub>CC</sub>

PIN CONFIGURATION  
28-Pin SOJPIN CONFIGURATION  
28-Pin TSOP (Type 1)

## PIN DESCRIPTIONS

A0-A12	Address Inputs
<b>CE</b>	Chip Enable 1 Input
<b>OE</b>	Output Enable Input
<b>WE</b>	Write Enable Input
I/O0-I/O7	Input/Output
NC	No Connect
V <sub>DD</sub>	Power
GND	Ground

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TSTG	Storage Temperature	-65 to +150	°C
PT	Power Dissipation	1.5	W
IOUT	DC Output Current (LOW)	20	mA

**Notes:**

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING RANGE**

Range	Ambient Temperature	Speed	V <sub>DD</sub> <sup>(1)</sup>
Commercial	0°C to +70°C	-10	5V ± 5%
Industrial	-40°C to +85°C	-10	5V ± 5%

**Note:**

1. If operated at 12ns, V<sub>DD</sub> range is 5V ± 10%.

**DC ELECTRICAL CHARACTERISTICS (Over Operating Range)**

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>DD</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>DD</sub> = Min., I <sub>OL</sub> = 8.0 mA	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>DD</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	Com. Ind.	-1 -2	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> , Outputs Disabled	Com. Ind.	-1 -2	μA

**Note:**

1. V<sub>IL</sub> = -3.0V for pulse width less than 10 ns.

**POWER SUPPLY CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	Test Conditions	-10		-12		Unit	
			Min.	Max.	Min.	Max.		
I <sub>CC1</sub>	V <sub>DD</sub> Operating Supply Current	V <sub>DD</sub> =Max., $\overline{CE} = V_{IL}$ I <sub>OUT</sub> =0 mA, f=0	Com. Ind.	— —	20 25	— —	20 25	mA
I <sub>CC2</sub>	V <sub>DD</sub> Dynamic Operating Supply Current	V <sub>DD</sub> =Max., $\overline{CE} = V_{IL}$ I <sub>OUT</sub> =0 mA, f=f <sub>MAX</sub>	Com. Ind. typ. <sup>(2)</sup>	— — 25	45 50	— —	35 45	mA
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>DD</sub> =Max., V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> $\overline{CE} \geq V_{IH}$ , f=0	Com. Ind.	— —	1 2	— —	1 2	mA
I <sub>SB2</sub>	CMOS Standby Current(CMOS Inputs)	V <sub>DD</sub> =Max., $\overline{CE} \geq V_{DD} - 0.2V$ , V <sub>IN</sub> ≥V <sub>DD</sub> -0.2V, or V <sub>IN</sub> ≤0.2V, f=0	Com. Ind. typ. <sup>(2)</sup>	— — 200	350 450	— —	350 450	μA

**Note:**

- At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- Typical values are measured at V<sub>DD</sub> = 5V, T<sub>A</sub> = 25°C. Not 100% tested.

**CAPACITANCE<sup>(1,2)</sup>**

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	8	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	10	pF

**Notes:**

- Tested initially and after any design or process changes that may affect these parameters.
- Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>DD</sub> = 5.0V.

READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	-10 ns		-12 ns		Unit
		Min.	Max	Min.	Max.	
$t_{RC}$	Read Cycle Time	10	—	12	—	ns
$t_{AA}$	Address Access Time	—	10	—	12	ns
$t_{OHA}$	Output Hold Time	2	—	2	—	ns
$t_{ACs}$	$\overline{CE}$ Access Time	—	10	—	12	ns
$t_{DOE}$	$\overline{OE}$ Access Time	—	6	—	6	ns
$t_{LZOE}^{(2)}$	$\overline{OE}$ to Low-Z Output	0	—	0	—	ns
$t_{HZOE}^{(2)}$	$\overline{OE}$ to High-Z Output	—	5	—	6	ns
$t_{LZCS}^{(2)}$	$\overline{CE}$ to Low-Z Output	2	—	3	—	ns
$t_{HZCS}^{(2)}$	$\overline{CE}$ to High-Z Output	—	5	—	7	ns
$t_{PU}^{(3)}$	$\overline{CE}$ to Power-Up	0	—	0	—	ns
$t_{PD}^{(3)}$	$\overline{CE}$ to Power-Down	—	10	—	12	ns

## Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
3. Not 100% tested.

## AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

## AC TEST LOADS




Figure 1






Figure 2

### AC WAVEFORMS

#### READ CYCLE NO. 1<sup>(1,2)</sup>



#### READ CYCLE NO. 2<sup>(1,3)</sup>



#### Notes:

1.  $\overline{WE}$  is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transitions.


WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)



Symbol	Parameter	-10 ns		-12 ns		Unit
		Min.	Max	Min.	Max.	
t <sub>WC</sub>	Write Cycle Time	10	—	12	—	ns
t <sub>SCS</sub>	$\overline{CE}$ to Write End	9	—	10	—	ns
t <sub>AW</sub>	Address Setup Time to Write End	9	—	10	—	ns
t <sub>HA</sub>	Address Hold from Write End	0	—	0	—	ns
t <sub>SA</sub>	Address Setup Time	0	—	0	—	ns
t <sub>PWE1</sub>	$\overline{WE}$ Pulse Width ( $\overline{OE}$ LOW)	9	—	9	—	ns
t <sub>PWE2</sub>	$\overline{WE}$ Pulse Width ( $\overline{OE}$ HIGH)	8	—	8	—	ns
t <sub>SD</sub>	Data Setup to Write End	7	—	7	—	ns
t <sub>HD</sub>	Data Hold from Write End	0	—	0	—	ns
t <sub>HZWE</sub> <sup>(2)</sup>	$\overline{WE}$ LOW to High-Z Output	—	6	—	6	ns
t <sub>LZWE</sub> <sup>(2)</sup>	$\overline{WE}$ HIGH to Low-Z Output	0	—	0	—	ns

## Notes:

- Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
- The internal write time is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

## AC WAVEFORMS

WRITE CYCLE NO. 1 ( $\overline{WE}$  Controlled)<sup>(1,2)</sup>

**WRITE CYCLE NO. 2 ( $\overline{OE}$  is HIGH During Write Cycle) <sup>(1,2)</sup>****WRITE CYCLE NO. 3 ( $\overline{OE}$  is LOW During Write Cycle) <sup>(1)</sup>****Notes:**


1. The internal write time is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if  $\overline{OE} \geq V_{IH}$ .

## DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
$V_{DR}$	$V_{DD}$ for Data Retention	See Data Retention Waveform	2.0	5.5	5.5	V
$I_{DR}$	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \geq V_{DD} - 0.2V$ $V_{IN} \geq V_{DD} - 0.2V$ , or $V_{IN} \leq V_{SS} + 0.2V$	Com. Ind.	— —	50 100	$\mu A$
$t_{SDR}$	Data Retention Setup Time	See Data Retention Waveform	0	—	—	ns
$t_{RDR}$	Recovery Time	See Data Retention Waveform	—	$t_{RC}$	—	ns

**Note:**

1. Typical Values are measured at  $V_{DD} = 5V$ ,  $T_A = 25^\circ C$  and not 100% tested.

DATA RETENTION WAVEFORM ( $\overline{CE}$  Controlled)

**ORDERING INFORMATION****Industrial Range: -40°C to +85°C**


Speed (ns)	Order Part No.	Package
10	IS61C64AL-10JI	300-mil Plastic SOJ
	IS61C64AL-10JLI	300-mil Plastic SOJ, Lead-free
	IS61C64AL-10TI	Plastic TSOP
	IS61C64AL-10TLI	Plastic TSOP, Lead-free

# PACKAGING INFORMATION

**ISSI®**

## 300-mil Plastic SOJ

Package Code: J



	MILLIMETERS			INCHES		
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.
N0.						
Leads	<b>24/26</b>					
A	—	—	3.56	—	—	0.140
A1	0.64	—	—	0.025	—	—
A2	2.41	—	2.67	0.095	—	0.105
b	0.41	—	0.51	0.016	—	0.020
B	0.66	—	0.81	0.026	—	0.032
C	0.20	—	0.25	0.008	—	0.010
D	17.02	—	17.27	0.670	—	0.680
E	8.26	—	8.76	0.325	—	0.345
E1	7.49	—	7.75	0.295	—	0.305
E2	6.27	—	7.29	0.247	—	0.287
e	1.27 BSC			0.050 BSC		

### Notes:

1. Controlling dimension: inches, unless otherwise specified.
2. BSC = Basic lead spacing between centers.
3. Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

# PACKAGING INFORMATION

**ISSI®**

**300-mil Plastic SOJ**  
**Package Code: J**

MILLIMETERS				INCHES			
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.	
N0. Leads		<b>28</b>					
A	—	—	3.56	—	—	0.140	
A1	0.64	—	—	0.025	—	—	
A2	2.41	—	2.67	0.095	—	0.105	
b	0.41	—	0.51	0.016	—	0.020	
B	0.66	—	0.81	0.026	—	0.032	
C	0.20	—	0.25	0.008	—	0.010	
D	18.29	—	18.54	0.720	—	0.730	
E	8.26	—	8.76	0.325	—	0.345	
E1	7.49	—	7.75	0.295	—	0.305	
E2	6.27	—	7.29	0.247	—	0.287	
e	1.27 BSC			0.050 BSC			


MILLIMETERS				INCHES			
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.	
N0. Leads		<b>32</b>					
A	—	—	3.56	—	—	0.140	
A1	0.64	—	—	0.025	—	—	
A2	2.41	—	2.67	0.095	—	0.105	
b	0.41	—	0.51	0.016	—	0.020	
B	0.66	—	0.81	0.026	—	0.032	
C	0.20	—	0.25	0.008	—	0.010	
D	20.83	—	21.08	0.820	—	0.830	
E	8.26	—	8.76	0.325	—	0.345	
E1	7.49	—	7.75	0.295	—	0.305	
E2	6.27	—	7.29	0.247	—	0.287	
e	1.27 BSC			0.050 BSC			

## PACKAGING INFORMATION

**ISSI®**

### Plastic TSOP - 28-pins

Package Code: T (Type I)



Plastic TSOP (T-Type I)				
Symbol	Millimeters		Inches	
	Min	Max	Min	Max
Ref. Std.				
No. Leads	28			
A	1.00	1.20	0.037	0.047
A1	0.05	0.20	0.002	0.008
B	0.16	0.27	0.006	0.011
C	0.10	0.20	0.004	0.008
D	7.90	8.10	0.308	0.316
E	11.70	11.90	0.456	0.465
H	13.20	13.60	0.515	0.531
e	0.55 BSC		0.022 BSC	
L	0.30	0.70	0.011	0.027
$\alpha$	$0^\circ$ $5^\circ$			

#### Notes:

- Controlling dimension: millimeters, unless otherwise specified.
- BSC = Basic lead spacing between centers.
- Dimensions D and E do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.