



HV250

PRELIMINARY

May 1991

Half Bridge Complementary MOSFET Driver

Features

- Bipolar or Unipolar Supply Operation
- Wide Supply Range $\pm 40\text{V}$ to $+450\text{V}$, -100V
- Complete MOSFET Protection
- High Output to Logic Supply Isolation
- High Peak Output Current 2A
- Fast Switching Times 100ns
- Frequency Range $\text{DC}-30\text{kHz}$

Applications

- High Switchmode Power Supplies
- PWM Servo Drives
- Stepper Motor Drives
- DC-DC Converters
- Uninterruptible Power Supplies

Ordering Information

PART NUMBER	TEMPERATURE RANGE	DESCRIPTION
HV250CP	$0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$	16 Pin Plastic DIP
HV250IP	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$	16 Pin Plastic DIP
HV250MJ*	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	16 Pin Ceramic DIP

Description

The HV250 is a monolithic dielectrically isolated high voltage integrated circuit. The circuit provides an interface from digital signals to the gates of complementary power MOSFETs. The circuit has wide supply voltage range, from 80VDC to 450VDC in unipolar connection or $\pm 40\text{VDC}$ to $+450\text{VDC}$ and -100VDC . In addition the logic supply can float within the high voltage rails.


The inputs are TTL compatible when the logic supply is 5V , but will operate up to 15V logic supply.

The outputs provide up to 2A current spikes to drive the gates of power MOSFETs. The actual voltage that the gates are driven to is set by the user, up to 20V for V_{GS} .


Also on board the chip is an overcurrent sense circuit, which independently sense overcurrent on the high side and the low side. An overcurrent condition sets a latch that disables both outputs. In order to enable the output the reset input must be toggled.

Pinout

HV250CP (16 PIN PLASTIC DIP)
TOP VIEW



Functional Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.
Copyright © Harris Corporation 1991 * Offered at a later date.

File Number **2846**

Specifications HV250

Absolute Maximum Ratings

Voltage Between +V _S and -V _S	500V
Voltage Between +V _I and -V _I	30V
Voltage Between -V _S and -V _I	250V
Peak Output Current	2A
Logic Input Voltage	+V _L
Over Current Sense to V _S 	7V
Fault Output Current	1mA

Operating Temperature Range

HV250CP	0°C ≤ T _A ≤ +75°C
HV250IP	-40°C ≤ T _A ≤ +85°C
HV250MJ*	-55°C ≤ T _A ≤ +125°C
Storage Temperature Range	-65°C ≤ T _A ≤ +150°C
Maximum Junction Temperature	+175°C

* Offered at a Later Date

Electrical Specifications V_{CC} = +40V, V_{EE} = -40V, C_L = 10nF, V_L = 5V Unless Otherwise Specified

PARAMETER	TEMP	HV250CP, HV250IP			UNITS
		MIN	TYP	MAX	
INPUT CHARACTERISTICS					
Input Voltage, High (V _{IH})	Full	2.4	-	-	V
Input Voltage, Low (V _{IL})	Full	-	-	0.8	V
Input Current (I _{IH})	+25°C	-	-	300	μA
	Full	-	-	300	μA
Input Current, Low (I _{IL})	+25°C	-150	-	-	μA
	Full	-150	-	-	μA
Overcurrent Input Threshold	+25°C	80	100	120	mV
	Full	75	100	125	mV
TRANSFER CHARACTERISTICS					
Turn-On Delay (T _{D1} , T _{D3})	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-On Delay Skew (T _{D1} , T _{D3})	+25°C	-	±300	-	ns
	Full	-	±300	-	ns
Turn-Off Delay (T _{D2} , T _{D4})	+25°C	-	-	1	μs
	Full	-	-	1	μs
Turn-Off Delay Skew (T _{D2} , T _{D4})	+25°C	-	±100	-	ns
	Full	-	±100	-	ns
Current Limit Sense to Output Turn-Off Delay	+25°C	-	500	-	ns
	Full	-	500	-	ns
Current Limit Sense to Fault Output Turn-Off Delay	+25°C	50	-	150	ns
	Full	50	-	150	ns
Reset Delay (T _{D6})	+25°C	-	500	-	ns
	Full	-	500	-	ns
OUTPUT CHARACTERISTICS					
Output Rise Time	Full	-	100	150	ns
Output Fall Time	Full	-	100	150	ns
OUT1 Voltage (High)	Full	+V _S -0.2	-	-	V
OUT1 Voltage (Low)	Full	-	-	+V _S -19	V
OUT2 Voltage (High)	Full	-V _S +19	-	-	V
OUT2 Voltage (Low)	Full	-	-	-V _S +0.2	V
Fault Output (V _{OH})	Full	4.5	-	-	V
Fault Output (V _{OL})	Full	-	-	0.8	V
POWER SUPPLY					
I _{CC}	Full	-	-	200	μA
I _{EE}	Full	-	-	200	μA
I _L	Full	-	-	4	mA

Parameter Definitions (Refer to Switching Waveforms)

SYMBOL	DEFINITIONS
T_{D2}	Delay time as measured from the logic input high to low transition (1 to 0) at the 10% point, to the 10% point of the output transition for the high side switch.
T_{D1}	Delay time as measured from the logic input low to high transition (0 to 1) at the 10% point, to the 10% point of the output transition for the high side switch.
T_{D4}	Same as T_{D0-1} for the low side switch.
T_{D3}	Same as T_{D1-1} for the low side switch.
T_{R1}	Output rise time from the 10% - 90% points for the high side switch.
T_{R2}	Output rise time from the 10% - 90% points for the low side switch.
T_{F1}	Output fall time from the 10% - 90% points for the high side switch.
T_{F2}	Output fall time from the 10% - 90% points for the low side switch.
T_{D5}	Delay time as measured from the overcurrent input 10% point to the fault output high to low transition at the 10% point.
T_{D6}	Delay time as measured from the reset input 10% point to the fault output low to high transition at the 90% point.
T_{D7}	Delay time as measured from the overcurrent 1 input 10% point to output 1 low to high transition at the 90% point.
T_{D8}	Delay time as measured from the overcurrent 2 input 10% point to output 2 high to low transition at the 10% point.



Switching Time Test Circuits

FIGURE 1. INVERTING DRIVE SWITCHING TIME (HIGH SIDE)





FIGURE 2. NON-INVERTING DRIVER SWITCHING TIME (LOW SIDE)

