


Features

- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - 7.5 ns Maximum Propagation Delay
 - F_{max} = 100 MHz
 - 6 ns Maximum from Clock Input to Data Output
 - TTL Compatible 12 mA Outputs
 - UltraMOS® Advanced CMOS Technology
- **50% REDUCTION IN POWER FROM BIPOLAR**
 - 75mA Typ I_{cc}
- **ACTIVE PULL-UPS ON ALL PINS (GAL16V8D-7 and GAL16V8D-10)**
- **E² CELL TECHNOLOGY**
 - Reconfigurable Logic
 - Reprogrammable Cells
 - 100% Tested/100% Yields
 - High Speed Electrical Erasure (<100ms)
 - 20 Year Data Retention
- **EIGHT OUTPUT LOGIC MACROCELLS**
 - Maximum Flexibility for Complex Logic Designs
 - Programmable Output Polarity
 - Also Emulates 20-pin PAL® Devices with Full Function/Fuse Map/Parametric Compatibility
- **PRELOAD AND POWER-ON RESET OF ALL REGISTERS**
 - 100% Functional Testability
- **APPLICATIONS INCLUDE:**
 - DMA Control
 - State Machine Control
 - High Speed Graphics Processing
 - Standard Logic Speed Upgrade
- **ELECTRONIC SIGNATURE FOR IDENTIFICATION**

Functional Block Diagram




Description

The GAL16V8/883 is a high performance E²CMOS programmable logic device processed in full compliance to MIL-STD-883. This military grade device combines a high performance CMOS process with Electrically Erasable (E²) floating gate technology to provide the highest speed/power performance available in the 883 qualified PLD market. The GAL16V8D/883, at 7.5ns maximum propagation delay time, is the world's fastest military qualified CMOS PLD.

The generic GAL architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL16V8/883 is capable of emulating all standard 20-pin PAL® devices with full function/fuse map/parametric compatibility.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. Therefore, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

Pin Configuration



Copyright © 1999 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 681-0118; 1-888-ISP-PLDS; FAX (503) 681-3037; <http://www.latticesemi.com>

February 1999

Absolute Maximum Ratings⁽¹⁾

Supply voltage V_{CC} -0.5 to +7V
 Input voltage applied -2.5 to V_{CC} +1.0V
 Off-state output voltage applied -2.5 to V_{CC} +1.0V
 Storage Temperature -65 to 150°C
 Case Temperature with

Power Applied -55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

Recommended Operating Conditions

Case Temperature (T_C) -55 to 125°C
 Supply voltage (V_{CC})
 with Respect to Ground +4.50 to +5.50V

DC Electrical Characteristics

Over Recommended Operating Conditions (Unless Otherwise Specified)

| SYMBOL | PARAMETER | CONDITION | MIN. | TYP. ⁽³⁾ | MAX. | UNITS | |
|------------|-----------------------------------|--|----------------|---------------------|--------------|---------|----|
| V_{IL} | Input Low Voltage | | $V_{SS} - 0.5$ | — | 0.8 | V | |
| V_{IH} | Input High Voltage | | 2.0 | — | $V_{CC} + 1$ | V | |
| I_{IL}^1 | Input or I/O Low Leakage Current | $0V \leq V_{IN} \leq V_{IL}$ (MAX.) | — | — | -100 | μA | |
| I_{IH} | Input or I/O High Leakage Current | $3.5V \leq V_{IN} \leq V_{CC}$ | — | — | 10 | μA | |
| V_{OL} | Output Low Voltage | $I_{OL} = MAX.$ $V_{in} = V_{IL}$ or V_{IH} | — | — | 0.5 | V | |
| V_{OH} | Output High Voltage | $I_{OH} = MAX.$ $V_{in} = V_{IL}$ or V_{IH} | 2.4 | — | — | V | |
| I_{OL} | Low Level Output Current | | — | — | 12 | mA | |
| I_{OH} | High Level Output Current | | — | — | -2 | mA | |
| I_{OS}^2 | Output Short Circuit Current | $V_{CC} = 5V$ $V_{OUT} = 0.5V$ $T_A = 25^\circ C$ | -30 | — | -150 | mA | |
| I_{CC} | Operating Power Supply Current | $V_{IL} = 0.5V$ $V_{IH} = 3.0V$ $f_{toggle} = 15MHz$ Outputs Open | L-7/-10 | — | 75 | 130 | mA |

1) The leakage current is due to the internal pull-up on all pins. See Input Buffer section for more information.

2) One output at a time for a maximum duration of one second. $V_{out} = 0.5V$ was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

3) Typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ C$

AC Switching Characteristics

Over Recommended Operating Conditions

| PARAMETER | TEST COND ¹ . | DESCRIPTION | -7 | | -10 | | UNITS |
|------------------------------------|--------------------------|---|------|------|------|------|-------|
| | | | MIN. | MAX. | MIN. | MAX. | |
| t_{pd} | A | Input or I/O to Combinational Output | 1 | 7.5 | 2 | 10 | ns |
| t_{co} | A | Clock to Output Delay | 1 | 6 | 1 | 7 | ns |
| t_{cf}² | — | Clock to Feedback Delay | — | 6 | — | 7 | ns |
| t_{su} | — | Setup Time, Input or Feedback before Clock↑ | 7 | — | 10 | — | ns |
| t_h | — | Hold Time, Input or Feedback after Clock↑ | 0 | — | 0 | — | ns |
| f_{max}³ | A | Maximum Clock Frequency with External Feedback, $1/(t_{su} + t_{co})$ | 76.9 | — | 58.8 | — | MHz |
| | A | Maximum Clock Frequency with Internal Feedback, $1/(t_{su} + t_{cf})$ | 76.9 | — | 58.8 | — | MHz |
| | A | Maximum Clock Frequency with No Feedback | 100 | — | 62.5 | — | MHz |
| t_{wh} | — | Clock Pulse Duration, High | 5 | — | 8 | — | ns |
| t_{wl} | — | Clock Pulse Duration, Low | 5 | — | 8 | — | ns |
| t_{en} | B | Input or I/O to Output Enabled | 1 | 9 | — | 10 | ns |
| | B | \overline{OE} to Output Enabled | 1 | 7 | — | 10 | ns |
| t_{dis} | C | Input or I/O to Output Disabled | 1 | 9 | — | 10 | ns |
| | C | \overline{OE} to Output Disabled | 1 | 7 | — | 10 | ns |

 1) Refer to **Switching Test Conditions** section.

 2) Calculated from fmax with internal feedback. Refer to **fmax Descriptions** section.

 3) Refer to **fmax Descriptions** section.

Capacitance ($T_A = 25^\circ C$, $f = 1.0$ MHz)

| SYMBOL | PARAMETER | MAXIMUM* | UNITS | TEST CONDITIONS |
|-----------|-------------------|----------|-------|------------------------------------|
| C_I | Input Capacitance | 10 | pF | $V_{CC} = 5.0V$, $V_I = 2.0V$ |
| $C_{I/O}$ | I/O Capacitance | 10 | pF | $V_{CC} = 5.0V$, $V_{I/O} = 2.0V$ |

*Characterized but not 100% tested.

Absolute Maximum Ratings⁽¹⁾

Supply voltage V_{CC} -0.5 to +7V
 Input voltage applied -2.5 to V_{CC} +1.0V
 Off-state output voltage applied -2.5 to V_{CC} +1.0V
 Storage Temperature -65 to 150°C
 Case Temperature with
 Power Applied -55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

Recommended Operating Conditions

Case Temperature (T_C) -55 to 125°C
 Supply voltage (V_{CC})
 with Respect to Ground +4.50 to +5.50V

DC Electrical Characteristics

Over Recommended Operating Conditions (Unless Otherwise Specified)

| SYMBOL | PARAMETER | CONDITION | MIN. | TYP. ² | MAX. | UNITS | |
|-----------------------|-----------------------------------|--|----------------|-------------------|--------------|---------|----|
| V_{IL} | Input Low Voltage | | $V_{SS} - 0.5$ | — | 0.8 | V | |
| V_{IH} | Input High Voltage | | 2.0 | — | $V_{CC} + 1$ | V | |
| I_{IL} | Input or I/O Low Leakage Current | $0V \leq V_{IN} \leq V_{IL}$ (MAX.) | — | — | -10 | μA | |
| I_{IH} | Input or I/O High Leakage Current | $3.5V \leq V_{IN} \leq V_{CC}$ | — | — | 10 | μA | |
| V_{OL} | Output Low Voltage | $I_{OL} = MAX.$ $V_{IN} = V_{IL}$ or V_{IH} | — | — | 0.5 | V | |
| V_{OH} | Output High Voltage | $I_{OH} = MAX.$ $V_{IN} = V_{IL}$ or V_{IH} | 2.4 | — | — | V | |
| I_{OL} | Low Level Output Current | | — | — | 12 | mA | |
| I_{OH} | High Level Output Current | | — | — | -2 | mA | |
| I_{OS} ¹ | Output Short Circuit Current | $V_{CC} = 5V$ $V_{OUT} = 0.5V$ $T_A = 25^\circ C$ | -30 | — | -150 | mA | |
| I_{CC} | Operating Power Supply Current | $V_{IL} = 0.5V$ $V_{IH} = 3.0V$ $f_{toggle} = 15MHz$ Outputs Open | L -15/-20/-30 | — | 75 | 130 | mA |

1) One output at a time for a maximum duration of one second. $V_{OUT} = 0.5V$ was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

3) Typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ C$

AC Switching Characteristics

Over Recommended Operating Conditions

| PARAMETER | TEST COND ¹ | DESCRIPTION | -15 | | -20 | | -30 | | UNITS |
|------------------------------------|------------------------|---|------|------|------|------|------|------|-------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| t_{pd} | A | Input or I/O to Combinational Output | 3 | 15 | 3 | 20 | 3 | 30 | ns |
| t_{co} | A | Clock to Output Delay | 2 | 12 | 2 | 15 | 2 | 20 | ns |
| t_{cf}² | — | Clock to Feedback Delay | — | 12 | — | 15 | — | 20 | ns |
| t_{su} | — | Setup Time, Input or Feedback before Clock↑ | 12 | — | 15 | — | 25 | — | ns |
| t_h | — | Hold Time, Input or Feedback after Clock↑ | 0 | — | 0 | — | 0 | — | ns |
| f_{max}³ | A | Maximum Clock Frequency with External Feedback, $1/(t_{su} + t_{co})$ | 41.6 | — | 33.3 | — | 22.2 | — | MHz |
| | A | Maximum Clock Frequency with Internal Feedback, $1/(t_{su} + t_{cf})$ | 41.6 | — | 33.3 | — | 22.2 | — | MHz |
| | A | Maximum Clock Frequency with No Feedback | 50 | — | 41.6 | — | 33.3 | — | MHz |
| t_{wh} | — | Clock Pulse Duration, High | 10 | — | 12 | — | 15 | — | ns |
| t_{wl} | — | Clock Pulse Duration, Low | 10 | — | 12 | — | 15 | — | ns |
| t_{en} | B | Input or I/O to Output Enabled | — | 15 | — | 20 | — | 30 | ns |
| | B | OE to Output Enabled | — | 15 | — | 18 | — | 25 | ns |
| t_{dis} | C | Input or I/O to Output Disabled | — | 15 | — | 20 | — | 30 | ns |
| | C | OE to Output Disabled | — | 15 | — | 18 | — | 25 | ns |

1) Refer to **Switching Test Conditions** section.

2) Calculated from fmax with internal feedback. Refer to **fmax Descriptions** section.


3) Refer to **fmax Descriptions** section.

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1.0 \text{ MHz}$)


| SYMBOL | PARAMETER | MAXIMUM* | UNITS | TEST CONDITIONS |
|----------|-------------------|----------|-------|---|
| C_I | Input Capacitance | 10 | pF | $V_{cc} = 5.0\text{V}$, $V_I = 2.0\text{V}$ |
| C_{IO} | I/O Capacitance | 10 | pF | $V_{cc} = 5.0\text{V}$, $V_{IO} = 2.0\text{V}$ |

*Characterized but not 100% tested.


Switching Waveforms




Combinatorial Output





Registered Output



Input or I/O to Output Enable/Disable




OE to Output Enable/Disable




f_{max} with Feedback

fmax Descriptions




f_{max} with External Feedback $1/(t_{su}+t_{co})$

Note: f_{max} with external feedback is calculated from measured t_{su} and t_{co}.



f_{max} with No Feedback

Note: f_{max} with no feedback may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.



f_{max} with Internal Feedback $1/(t_{su}+t_{cf})$

Note: t_{cf} is a calculated value, derived by subtracting t_{su} from the period of f_{max} w/internal feedback ($t_{cf} = 1/f_{max} - t_{su}$). The value of t_{cf} is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to t_{cf} + t_{pd}.


Switching Test Conditions

| | |
|--------------------------------|---------------|
| Input Pulse Levels | GND to 3.0V |
| Input Rise and Fall Times | 3ns 10% – 90% |
| Input Timing Reference Levels | 1.5V |
| Output Timing Reference Levels | 1.5V |
| Output Load | See Figure |

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure)

| Test Condition | R ₁ | R ₂ | C _L |
|----------------|----------------|----------------|----------------|
| A | 390Ω | 750Ω | 50pF |
| B | Active High | ∞ | 50pF |
| | Active Low | 390Ω | 750Ω |
| C | Active High | ∞ | 5pF |
| | Active Low | 390Ω | 750Ω |



*C_L INCLUDES TEST FIXTURE AND PROBE CAPACITANCE

GAL16V8 Ordering Information (MIL-STD-883 and SMD)

| Tpd (ns) | Tsu (ns) | Tco (ns) | Icc (mA) | Package | Ordering # | |
|-------------|-------------|-------------|-------------|---------------|-------------------|----------------|
| | | | | | MIL-STD-883 | SMD # |
| 7.5 | 7 | 6 | 130 | 20-Pin CERDIP | GAL16V8D-7LD/883 | 5962-8983907RA |
| | | | 130 | 20-Pin LCC | GAL16V8D-7LR/883 | 5962-89839072A |
| 10 | 10 | 7 | 130 | 20-Pin CERDIP | GAL16V8D-10LD/883 | 5962-8983904RA |
| | | | 130 | 20-Pin LCC | GAL16V8D-10LR/883 | 5962-89839042A |
| 15 | 12 | 12 | 130 | 20-Pin CERDIP | GAL16V8D-15LD/883 | 5962-8983903RA |
| | | | 130 | 20-Pin LCC | GAL16V8D-15LR/883 | 5962-89839032A |
| 20 | 15 | 15 | 130 | 20-Pin CERDIP | GAL16V8D-20LD/883 | 5962-8983902RA |
| | | | 130 | 20-Pin LCC | GAL16V8D-20LR/883 | 5962-89839022A |
| 30 | 25 | 20 | 130 | 20-Pin CERDIP | GAL16V8D-30LD/883 | 5962-8983901RA |

Note: Lattice Semiconductor recognizes the trend in military device procurement towards using SMD compliant devices, as such, ordering by this number is recommended.

Part Number Description
