Am28F256

256 Kilobit (32,768 x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory

**Advanced
Micro
Devices**

DISTINCTIVE CHARACTERISTICS

- **High performance**
  - 70 ns maximum access time
- **CMOS Low power consumption**
  - 30 mA maximum active current
  - 100 μA maximum standby current
  - No data retention power consumption
- **Compatible with JEDEC-standard byte-wide 32-Pin EPROM pinouts**
  - 32-pin DIP
  - 32-pin PLCC
  - 32-pin TSOP
  - 32-pin LCC
- **10,000 write/erase cycles minimum**
- **Write and erase voltage 12.0 V ±5%**

- **Latch-up protected to 100 mA from –1 V to Vcc +1 V**
- **Flasherase Electrical Bulk Chip-Erase**
  - One second typical chip-erase
- **Flashrite Programming**
  - 10 μs typical byte-program
  - 0.5 second typical chip program
- **Command register architecture for microprocessor/microcontroller compatible write interface**
- **On-chip address and data latches**
- **Advanced CMOS flash memory technology**
  - Low cost single transistor memory cell
- **Automatic write/erase pulse stop timer**

GENERAL DESCRIPTION

The Am28F256 is a 256K Flash memory organized as 32K bytes of 8 bits each. AMD's Flash memories offer the most cost-effective and reliable read/write non-volatile random access memory. The Am28F256 is packaged in 32-pin PDIP, PLCC, and TSOP versions. The device is also offered in the ceramic LCC package. It is designed to be reprogrammed and erased in-system or in standard EPROM programmers. The Am28F256 is erased when shipped from the factory.

The standard Am28F256 offers access times as fast as 70 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the Am28F256 has separate chip enable ($\overline{CE}$) and output enable ($\overline{OE}$) controls.

AMD's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The Am28F256 uses a command register to manage this functionality, while maintaining a standard JEDEC Flash Standard 32-pin pinout. The command register allows for 100% TTL level control inputs and fixed power supply levels during erase and programming.

AMD's Flash technology reliably stores memory contents even after 10,000 erase and program cycles.

The AMD cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The Am28F256 uses a 12.0 V ± 5% Vpp supply to perform the Flasherase and Flashrite algorithms.

The highest degree of latch-up protection is achieved with AMD's proprietary non-epi process. Latch-up protection is provided for stresses up to 100 milliamps on address and data pins from –1 V to Vcc +1 V.

The Am28F256 is byte programmable using 10 μs programming pulses in accordance with AMD's Flashrite programming algorithm. The typical room temperature programming time of the Am28F256 is a half a second. The entire chip is bulk erased using 10 ms erase pulses according to AMD's Flasherase alrogithm. Typical erasure at room temperature is accomplished in less than one second. The windowed package and the 15–20 minutes required for EPROM erasure using ultra-violet light are eliminated.

0257528 0032571 828

GENERAL DESCRIPTION

Commands are written to the command register using standard microprocessor write timings. Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. For system design simplification, the Am28F256 is designed to support either $\overline{WE}$ or $\overline{CE}$ controlled writes. During a system write cycle, addresses are latched on the falling edge of $\overline{WE}$ or $\overline{CE}$ whichever occurs last. Data is latched on the rising edge of $\overline{WE}$ or

$\overline{CE}$ whichever occurs first. To simplify the following discussion, the $\overline{WE}$ pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the $\overline{WE}$ signal.

AMD's Flash technology combines years of EPROM and EEPROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The Am28F256 electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

BLOCK DIAGRAM

11560E-1

PRODUCT SELECTOR GUIDE

Family Part No.:	Am28F256					
Ordering Part No.:						
±10% Vcc Tolerance	—	-90	-120	-150	-200	-250
±5% Vcc Tolerance	-75	-95	—	—	—	—
Max Access Time (ns)	70	90	120	150	200	250
$\overline{CE}$ (E) Access (ns)	70	90	120	150	200	250
$\overline{OE}$ (G) Access (ns)	35	35	50	55	55	55

0257528 0032572 764

CONNECTION DIAGRAMS
DIP

```
        VPP  ┌─1●    32─┐ VCC
        NC   ┌─2     31─┐ WE (W)
        NC   ┌─3     30─┐ NC
        A12  ┌─4     29─┐ A14
        A7   ┌─5     28─┐ A13
        A6   ┌─6     27─┐ A8
        A5   ┌─7     26─┐ A9
        A4   ┌─8     25─┐ A11
        A3   ┌─9     24─┐ OE (G)
        A2   ┌─10    23─┐ A10
        A1   ┌─11    22─┐ CE (E)
        A0   ┌─12    21─┐ DQ7
        DQ0  ┌─13    20─┐ DQ6
        DQ1  ┌─14    19─┐ DQ5
        DQ2  ┌─15    18─┐ DQ4
        Vss  ┌─16    17─┐ DQ3
```

11560E-2

PLCC*

```
              A12 NC NC VPP VCC WE(W) NC
               4   3   2   1  32  31  30
        A7  5                          29 A14
        A6  6                          28 A13
        A5  7                          27 A8
        A4  8                          26 A9
        A3  9                          25 A11
        A2  10                         24 OE (G)
        A1  11                         23 A10
        A0  12                         22 CE (E)
        DQ0 13                         21 DQ7
              14 15 16 17 18 19 20
             DQ1 DQ2 Vss DQ3 DQ4 DQ5 DQ6
```

11560E-3

Note: *Pin 1 is marked for orientation.*
Also available in LCC.

AMD

TSOP PACKAGES

A11	1		32	OE
A9	2		31	A10
A8	3		30	CE
A13	4		29	D7
A14	5		28	D6
NC	6		27	D5
WE	7		26	D4
Vcc	8		25	D3
Vpp	9		24	Vss
NC	10		23	D2
NC	11		22	D1
A12	12		21	D0
A7	13		20	A0
A6	14		19	A1
A5	15		18	A2
A4	16		17	A3

28F256 Standard Pinout

OE	1		32	A11
A10	2		31	A9
CE	3		30	A8
D7	4		29	A13
D6	5		28	A14
D5	6		27	NC
D4	7		26	WE
D3	8		25	Vcc
Vss	9		24	Vpp
D2	10		23	NC
D1	11		22	NC
D0	12		21	A12
A0	13		20	A7
A1	14		19	A6
A2	15		18	A5
A3	16		17	A4

28F256 Reverse Pinout

11560E-4

28F256 32K x 8 Flash Memory in 32-Lead TSOP

## LOGIC SYMBOL

11560E-5

12.0 Volt, Bulk Erase Flash Memories

ORDERING INFORMATION
Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

AM28F256   **-75**   **J**   **C**   **B**

OPTIONAL PROCESSING
Blank = Standard Processing
B = Burn-In

TEMPERATURE RANGE
C = Commercial (0°C to +70°C)
I = Industrial (–40°C to + 85°C)
E = Extended (–55°C to + 125°C)

PACKAGE TYPE
P = 32-Pin Plastic DIP (PD 032)
J = 32-Pin Rectangular Plastic Leaded
    Chip Carrier (PL 032)
L = 32-Pin Rectangular Ceramic Leadless
    Chip Carrier (CLR 032)
E = 32-Pin TSOP Standard Pinout (TS 032)
F = 32-Pin TSOP Reverse Pinout (TSR 032)

SPEED
See Product Selector Guide and
Valid Combinations

DEVICE NUMBER/DESCRIPTION
Am28F256
256 Kilobit (32K x 8-Bit) CMOS Flash Memory

Valid Combinations	
Am28F256-75	PC, JC, LC,
Am28F256-90	EC, FC
Am28F256-95	
Am28F256-120	PC, PI, PE, PEB,
Am28F256-150	JC, JI, JE, JEB,
Am28F256-200	LC, LI, LE, LEB,
	EC, FC, EI, FI,
	EE, FE, EEB, FEB

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

0257528 0032575 473

PIN DESCRIPTION

A0–A14
Address Inputs for memory locations. Internal latches hold addresses during write cycles.

$\overline{CE}$ ($\overline{E}$)
The Chip Enable active low input activates the chip's control logic and input buffers. Chip Enable high will deselect the device and operates the chip in stand-by mode.

DQ0–DQ7
Data Inputs during memory write cycles. Internal latches hold data during write cycles. Data Outputs during memory read cycles.

NC
No Connect-corresponding pin is not connected internally to the die.

$\overline{OE}$ ($\overline{G}$)
The Output Enable active low input gates the outputs of the device through the data buffers during memory read cycles.

V_{CC}
Power supply for device operation. (5.0 V ± 5% or 10%)

V_{PP}
Power supply for erase and programming. V_{PP} must be at high voltage in order to write to the command register. The command register controls all functions required to alter the memory array contents. Memory contents cannot be altered when $V_{PP} \leq V_{CC} +2$ V.

V_{SS}
Ground

$\overline{WE}$ ($\overline{W}$)
The Write Enable active low input controls the write function of the command register to the memory array. The target address is latched on the falling edge of the Write Enable pulse and the appropriate data is latched on the rising edge of the pulse.

$\blacksquare$ 0257528 0032576 30T $\blacksquare$

BASIC PRINCIPLES

The Am28F256 uses 100% TTL-level control inputs to manage the command register. Erase and reprogramming operations use a fixed 12.0 V ± 5% power supply.

Read Only Memory

Without high V_{PP} voltage, the Am28F256 functions as a read only memory and operates like a standard EPROM. The control inputs still manage traditional read, standby, output disable, and Auto select modes.

Command Register

The command register is enabled only when high voltage is applied to the V_{PP} pin. The erase and reprogramming operations are only accessed via the register. In addition, two-cycle commands are required for erase and reprogramming operations. The traditional read, standby, output disable, and Auto select modes are available via the register.

The Am28F256's command register is written using standard microprocessor write timings. The register controls an internal state machine that manages all device operations. For system design simplification, the Am28F256 is designed to support either $\overline{WE}$ or $\overline{CE}$ controlled writes. During a system write cycle, addresses are latched on the falling edge of $\overline{WE}$ or $\overline{CE}$ whichever occurs last. Data is latched on the rising edge of $\overline{WE}$ or $\overline{CE}$ whichever occur first. To simplify the following discussion, the $\overline{WE}$ pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the $\overline{WE}$ signal.

Overview of Erase/Program Operations

Flasherase Sequence

A multiple step command sequence is required to erase the Flash device (a two-cycle Erase command and repeated one cycle verify commands).

Note: *The Flash memory array must be completely programmed to 0's prior to erasure. Refer to the Flashrite Algorithm.*

1. **Erase Set-Up:** Write the Set-up Erase command to the command register.

2. **Erase:** Write the Erase command (same as Set-up Erase command) to the command register again. The second command initiates the erase operation.

The system software routines must now time-out the erase pulse width (10 ms) prior to issuing the Erase-verify command. An integrated stop timer prevents any possibility of overerasure.

3. **Erase-Verify:** Write the Erase-verify command to the command register. This command terminates the erase operation. After the erase operation, each byte of the array must be verified. Address information must be supplied with the Erase-verify command. This command verifies the margin and outputs the addressed byte in order to compare the array data with FFH data (Byte erased). After successful data verification the Erase-verify command is written again with new address information. Each byte of the array is sequentially verified in this manner.

If data of the addressed location is not verified, the Erase sequence is repeated until the entire array is successfully verified or the sequence is repeated 1000 times.

Flashrite Programming Sequence

A three step command sequence (a two-cycle Program command and one cycle Verify command) is required to program a byte of the Flash array. Refer to the Flashrite Algorithm.

1. **Program Set-Up:** Write the Set-up Program command to the command register.

2. **Program:** Write the Program command to the command register with the appropriate Address and Data. The system software routines must now time-out the program pulse width (10 µs) prior to issuing the Program-verify command. An integrated stop timer prevents any possibility of overprogramming.

3. **Program-Verify:** Write the Program-verify command to the command register. This command terminates the programming operation. In addition, this command verifies the margin and outputs the byte just programmed in order to compare the array data with the original data programmed. After successful data verification, the programming sequence is initiated again for the next byte address to be programmed.

If data is not verified successfully, the Program sequence is repeated until a successful comparison is verified or the sequence is repeated 25 times.

Data Protection

The Am28F256 is designed to offer protection against accidental erasure or programming, caused by spurious system level signals that may exist during power transitions. The Am28F256 powers up in its read only state. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting from V_{CC} power-up and power-down transitions or system noise.

Low V_{CC} Write Inhibit

To avoid initiation of a write cycle during V_{CC} power-up and power-down, a write cycle is locked out for V_{CC} less than 3.2 V (typically 3.7 V). If $V_{CC} < V_{LKO}$, the command register is disabled and all internal program/erase circuits are disabled. The device will reset to the read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO}. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V_{CC} is above 3.2 V.

Write Pulse "Glitch" Protection

Noise pulses of less than 10 ns (typical) on $\overline{OE}$, $\overline{CE}$ or $\overline{WE}$ will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IH}$. To initiate a write cycle $\overline{CE}$ and $\overline{WE}$ must be a logical zero while $\overline{OE}$ is a logical one.

Power-Up Write Inhibit

Power-up of the device with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of $\overline{WE}$. The internal state machine is automatically reset to the read mode on power-up.

FUNCTIONAL DESCRIPTION
Description Of User Modes

Table 1. Am28F256 User Bus Operations

Operation		$\overline{CE}$ (E)	$\overline{OE}$ (G)	$\overline{WE}$ (W)	V_{PP} (Note 1)	A0	A9	I/O
Read-Only	Read	V_{IL}	V_{IL}	X	V_{PPL}	A0	A9	D_{OUT}
	Standby	V_{IH}	X	X	V_{PPL}	X	X	HIGH Z
	Output Disable	V_{IL}	V_{IH}	V_{IH}	V_{PPL}	X	X	HIGH Z
	Auto-select Manufacturer Code (Note 2)	V_{IL}	V_{IL}	V_{IH}	V_{PPL}	V_{IL}	V_{ID} (Note 3)	CODE (01H)
	Auto-select Device Code (Note 2)	V_{IL}	V_{IL}	V_{IH}	V_{PPL}	V_{IH}	V_{ID} (Note 3)	CODE (A1H)
Read/Write	Read	V_{IL}	V_{IL}	V_{IH}	V_{PPH}	A0	A9	D_{OUT} (Note 4)
	Standby (Note 5)	V_{IH}	X	X	V_{PPH}	X	X	HIGH Z
	Output Disable	V_{IL}	V_{IH}	V_{IH}	V_{PPH}	X	X	HIGH Z
	Write	V_{IL}	V_{IH}	V_{IL}	V_{PPH}	A0	A9	D_{IN} (Note 6)

Legend:

X = Don't care, where Don't Care is either V_{IL} or V_{IH} levels, $V_{PPL} = V_{PP} < V_{CC} + 2$ V, See DC Characteristics for voltage levels of V_{PPH}, 0 V $< An < V_{CC} + 2$ V, (normal TTL or CMOS input levels, where $n = 0$ or 9).

Notes:

1. V_{PPL} may be grounded, connected with a resistor to ground, or $< V_{CC} +2.0$ V. V_{PPH} is the programming voltage specified for the device. Refer to the DC characteristics. When $V_{PP} = V_{PPL}$, memory contents can be read but not written or erased.

2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 2.

3. $11.5 < V_{ID} < 13.0$ V

4. Read operation with $V_{PP} = V_{PPH}$ may access array data or the Auto select codes.

5. With V_{PP} at high voltage, the standby current is $I_{CC} + I_{PP}$ (standby).

6. Refer to Table 3 for valid D_{IN} during a write operation.

7. All inputs are Don't Care unless otherwise stated, where Don't Care is either V_{IL} or V_{IH} levels. In the Auto select mode all addresses except A9 and A0 must be held at V_{IL}.

■ 0257528 0032578 182 ■

READ ONLY MODE

$V_{PP} < V_{CC} + 2$ V
Command Register Inactive

Read

The Am28F256 functions as a read only memory when $V_{PP} < V_{CC} + 2$ V. The Am28F256 has two control functions. Both must be satisfied in order to output data. $\overline{CE}$ controls power to the device. This pin should be used for specific device selection. $\overline{OE}$ controls the device outputs and should be used to gate data to the output pins if a device is selected.

Address access time t_{ACC} is equal to the delay from stable addresses to valid output data. The chip enable access time t_{CE} is the delay from stable addresses and stable $\overline{CE}$ to valid data at the output pins. The output enable access time is the delay from the falling edge of $\overline{OE}$ to valid data at the output pins (assuming the addresses have been stable at least $t_{ACC}-t_{OE}$).

Standby Mode

The Am28F256 has two standby modes. The CMOS standby mode ($\overline{CE}$ input held at $V_{CC} \pm 0.5$ V), consumes less than 100 µA of current. TTL standby mode ($\overline{CE}$ is held at V_{IH}) reduces the current requirements to less than 1 mA. When in the standby mode the outputs are in a high impedance state, independent of the $\overline{OE}$ input.

If the device is deselected during erasure, programming, or program/erase verification, the device will draw active current until the operation is terminated.

Output Disable

Output from the device is disabled when $\overline{OE}$ is at a logic high level. When disabled, output pins are in a high impedance state.

Auto Select

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

The Auto select mode allows the reading out of a binary code from the device that will identify its manufacturer and type. This mode is intended for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

Programming In A PROM Programmer

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 13.0 V) on address A9. Two identifier bytes may then be sequenced from the device outputs by toggling address A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL}, and V_{PP} must be less than or equal to $V_{CC} + 2.0$ V while using this Auto select mode. Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the Am28F256 these two bytes are given in the table below. All identifiers for manufacturer and device codes will exhibit odd parity with the MSB (DQ7) defined as the parity bit.

(Refer to the AUTO SELECT paragraph in the ERASE, PROGRAM, and READ MODE section for programming the Flash memory device in-system).

Table 2. Am28F256 Auto Select Code

Type	A0	Code (HEX)	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Manufacturer Code	V_{IL}	01	0	0	0	0	0	0	0	1
Device Code	V_{IH}	A1	1	0	1	0	0	0	0	1

⬛ 0257528 0032579 019 ⬛

ERASE, PROGRAM, AND READ MODE

$V_{PP} = 12.0\ V \pm 5\%$
Command Register Active

Write Operations

High voltage must be applied to the V_{PP} pin in order to activate the command register. Data written to the register serves as input to the internal state machine. The output of the state machine determines the operational function of the device.

The command register does not occupy an addressable memory location. The register is a latch that stores the command, along with the address and data information needed to execute the command. The register is written by bringing $\overline{WE}$ and $\overline{CE}$ to V_{IL}, while $\overline{OE}$ is at V_{IH}. Addresses are latched on the falling edge of $\overline{WE}$, while data is latched on the rising edge of the $\overline{WE}$ pulse. Standard microprocessor write timings are used.

The device requires the $\overline{OE}$ pin to be V_{IH} for write operations. This condition eliminates the possibility for bus contention during programming operations. In order to write, $\overline{OE}$ must be V_{IH}, and $\overline{CE}$ and $\overline{WE}$ must be V_{IL}. If any pin is not in the correct state a write command will not be executed.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Command Definitions

The contents of the command register default to 00H (Read Mode) in the absence of high voltage applied to the V_{PP} pin. The device operates as a read only memory. High voltage on the V_{PP} pin enables the command register. Device operations are selected by writing specific data codes into the command register. Table 3 defines these register commands.

Read Command

Memory contents can be accessed via the read command when V_{PP} is high. To read from the device, write 00H into the command register. Standard microprocessor read cycles access data from the memory. The device will remain in the read mode until the command register contents are altered.

The command register defaults to 00H (read mode) upon V_{PP} power-up. The 00H (Read Mode) register default helps ensure that inadvertent alteration of the memory contents does not occur during the V_{PP} power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Table 3. Am28F256 Command Definitions

Command	First Bus Cycle			Second Bus Cycle		
	Operation (Note 1)	Address (Note 2)	Data (Note 3)	Operation (Note 1)	Address (Note 2)	Data (Note 3)
Read Memory (Note 6)	Write	X	00H/FFH	Read	RA	RD
Read Auto select	Write	X	80H or 90H	Read	00H/01H	01H/A1H
Erase Set-up/Erase Write (Note 4)	Write	X	20H	Write	X	20H
Erase-Verify (Note 4)	Write	EA	A0H	Read	X	EVD
Program Set-up/ Program (Note 5)	Write	X	40H	Write	PA	PD
Program-Verify (Note 5)	Write	X	C0H	Read	X	PVD
Reset (Note 6)	Write	X	FFH	Write	X	FFH

Notes:

1. Bus operations are defined in Table 1.

2. RA = Address of the memory location to be read.
   EA = Address of the memory location to be read during erase-verify.
   PA = Address of the memory location to be programmed.
   X = Don't care.
   Addresses are latched on the falling edge of the WE pulse.

3. RD = Data read from location RA during read operation.
   EVD = Data read from location EA during erase-verify.
   PD = Data to be programmed at location PA. Data latched on the rising edge of WE.
   PVD = Data read from location PA during program-verify. PA is latched on the Program command.

4. Figure 1 illustrates the Flasherase Electrical Erase Algorithm.

5. Figure 3 illustrates the Flashrite Programming Algorithm.

6. Please reference Reset Command section.

■ 0257528 0032580 830 ■

FLASH MEMORY PROGRAM/ERASE OPERATIONS

AMD's Flasherase and Flashrite Algorithms

Flasherase Erase Sequence

Erase Set-Up/Erase Commands

Erase Set-Up

Erase Set-up is the first of a two-cycle erase command. It is a command-only operation that stages the device for bulk chip erase. The array contents are not altered with this command. 20H is written to the command register in order to perform the Erase Set-up operation.

Erase

The second two-cycle erase command initiates the bulk erase operation. You must write the Erase command (20H) again to the register. The erase operation begins with the rising edge of the $\overline{WE}$ pulse. The erase operation must be terminated by writing a new command (Erase-verify) to the register.

This two step sequence of the Set-up and Erase commands helps to ensure that memory contents are not accidentally erased. Also, chip erasure can only occur when high voltage is applied to the V$_{PP}$ pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be altered. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Note: The Flash memory device must be fully programmed to 00H data prior to erasure. This equalizes the charge on all memory cells ensuring reliable erasure.

Erase-Verify Command

The erase operation erases all bytes of the array in parallel. After the erase operation, all bytes must be sequentially verified. The Erase-verify operation is initiated by writing A0H to the register. The byte address to be verified must be supplied with the command. Addresses are latched on the falling edge of the $\overline{WE}$ pulse or $\overline{CE}$ pulse, whichever occurs later. The rising edge of the $\overline{WE}$ pulse terminates the erase operation.

Margin Verify

During the Erase-verify operation, the Am28F256 applies an internally generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are properly erased.

Verify Next Address

You must write the Erase-verify command with the appropriate address to the register prior to verification of each address. Each new address is latched on the falling edge of $\overline{WE}$ or $\overline{CE}$ pulse, whichever occurs later. The process continues for each byte in the memory array until a byte does not return FFH data or all the bytes in the array are accessed and verified.

If an address is not verified to FFH data, the entire chip is erased again (refer to Erase Set-up/Erase). Erase verification then resumes at the address that failed to verify. Erase is complete when all bytes in the array have been verified. The device is now ready to be programmed. At this point, the verification operation is terminated by writing a valid command (e.g. Program set-up) to the command register. Figure 1 and Table 4, the Flasherase electrical erase algorithm, illustrate how commands and bus operations are combined to perform electrical erasure. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Figure 1. Flasherase Electrical Erase Algorithm

Flasherase Electrical Erase Algorithm

This Flash memory device erases the entire array in parallel. The erase time depends on V_{PP}, temperature, and number of erase/program cycles on the device. In general, reprogramming time increases as the number of erase/program cycles increases.

The Flasherase electrical erase algorithm employs an interactive closed loop flow to simultaneously erase all bits in the array. Erasure begins with a read of the memory contents. The Am28F256 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by executing the Flashrite programming algorithm with the appropriate data pattern.

Should the device be currently programmed, data other than FFH will be returned from address locations. Follow the Flasherase algorithm. Uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished using the Flashrite Programming algorithm. Erasure then continues with an initial erase operation. Erase verification (Data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. If a byte fails to verify, the device is erased again. With each erase operation, an increasing number of bytes verify to the erased state. Typically, devices are erased in less than 100 pulses (one second). Erase efficiency may be improved by storing the address of the last byte that fails to verify in a register. Following the next erase operation, verification may start at the stored address location. A total of 1000 erase pulses are allowed per reprogram cycle, which corresponds to approximately 10 seconds of cumulative erase time. The entire sequence of erase and byte verification is performed with high voltage applied to the V_{PP} pin. Figure 1 illustrates the electrical erase algorithm.

Table 4. Flasherase Electrical Erase Algorithm

Bus Operations	Command	Comments
		Entire memory must = 00H before erasure (Note 3) **Note:** *Use Flashrite programming algorithm (Figure 3) for programming.*
Standby		Wait for V_{PP} ramp to V_{PPH} (Note 1) Initialize: Addresses PLSCNT (Pulse count)
Write	Erase Set-Up	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation (tWHWH2)
Write	Erase-Verify (Note 2)	Address = Byte to Verify Data = A0H Stops Erase Operation
Standby		Write Recovery Time before Read = 6 µs
Read		Read byte to verify erasure
Standby		Compare output to FFH Increment pulse count
Write	Reset	Data = FFH, reset the register for read operations.
Standby		Wait for V_{PP} ramp to V_{PPL} (Note 1)

Notes:

1. *See DC Characteristics for value of V_{PPH} or V_{PPL}. The V_{PP} power supply can be hard-wired to the device or switchable. When V_{PP} is switched, V_{PPL} may be ground, no connect with a resistor tied to ground, or less than V_{CC} + 2.0 V.*

2. *Erase Verify is performed only after chip erasure. A final read compare may be performed (optional) after the register is written with the read command.*

3. *The erase algorithm **Must Be Followed** to ensure proper and reliable operation of the device.*

■ 0257528 0032583 54T ■

11560E-7

	A	B	C	D	E	F	G
Bus Cycle	Write	Write	Time-out	Write	Time-out	Read	Standby
Command	20H	20H	N/A	A0H	N/A	Compare Data	N/A
Function	Erase Set-up	Erase	Erase (10 ms)	Erase-Verify	Transition (6 µs)	Erase Verification	Proceed per Erase Algorithm

Figure 2. AC Waveforms For Erase Operations

Analysis of Erase Timing Waveform

Note: *This analysis does not include the requirement to program the entire array to 00H data prior to erasure. Refer to the Flashrite algorithm.*

Erase Set-Up/Erase

This analysis illustrates the use of two-cycle erase commands (section A and B). The first erase command (20H) is a set-up command and does not affect the array data (section A). The second erase command (20H) initiates the erase operation (section B) on the rising edge of this $\overline{WE}$ pulse. All bytes of the memory array are erased in parallel. No address information is required.

The erase pulse occurs in section C.

Time-Out

A software timing routine (10 ms duration) must be initiated on the rising edge of the $\overline{WE}$ pulse of section B.

Note: *An integrated stop timer prevents any possibility of overerasure by limiting each time-out period of 10 ms.*

Erase-Verify

Upon completion of the erase software timing routine, the microprocessor must write the Erase-verify command (A0H). This command terminates the erase operation on the rising edge of the $\overline{WE}$ pulse (section D). The Erase-verify command also stages the device for data verification (section F).

After each erase operation each byte must be verified. The byte address to be verified must be supplied with the Erase-verify command (section D). Addresses are latched on the falling edge of the $\overline{WE}$ pulse.

Another software timing routine (6 µs duration) must be executed to allow for generation of internal voltages for margin checking and read operation (section E).

During Erase-verification (section F) each address that returns FFH data is successfully erased. Each address of the array is sequentially verified in this manner by repeating sections D thru F until the entire array is verified or an address fails to verify. Should an address location fail to verify to FFH data, erase the device again. Repeat sections A thru F. Resume verification (section D) with the failed address.

Each data change sequence allows the device to use up to 1,000 erase pulses to completely erase. Typically 100 erase pulses are required.

Note: *All address locations must be programmed to 00H prior to erase. This equalizes the charge on all memory cells and ensures reliable erasure.*

Flashrite Programming Sequence

Program Set-Up/Program Command

Program Set-Up

The Am28F256 is programmed byte by byte. Bytes may be programmed sequentially or at random. Program Set-up is the first of a two-cycle program command. It stages the device for byte programming. The Program Set-up operation is performed by writing 40H to the command register.

Program

Only after the program set-up operation is completed will the next $\overline{WE}$ pulse initiate the active programming operation. The appropriate address and data for programming must be available on the second $\overline{WE}$ pulse. Addresses and data are internally latched on the falling and rising edge of the $\overline{WE}$ pulse respectively. The rising edge of $\overline{WE}$ also begins the programming operation. You must write the Program-verify command to terminate the programming operation. This two step sequence of the Set-up and Program commands helps to ensure that memory contents are not accidentally written. Also, programming can only occur when high voltage is applied to the V_{PP} pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be programmed.

Refer to AC Characteristics and Waveforms for specific timing parameters.

Program Verify Command

Following each programming operation, the byte just programmed must be verified.

Write C0H into the command register in order to initiate the Program-verify operation. The rising edge of this $\overline{WE}$ pulse terminates the programming operation. The Program-verify operation stages the device for verification of the last byte programmed. Addresses were previously latched. No new information is required.

Margin Verify

During the Program-verify operation, the Am28F256 applies an internally generated margin voltage to the addressed byte. A normal microprocessor read cycle outputs the data. A successful comparison between the programmed byte and the true data indicates that the byte was successfully programmed. The original programmed data should be stored for comparison. Programming then proceeds to the next desired byte location. Should the byte fail to verify, reprogram (refer to Program Set-up/Program). Figure 3 and Table 5 indicate how instructions are combined with the bus operations to perform byte programming. Refer to AC Programming Characteristics and Waveforms for specific timing parameters.

Flashrite Programming Algorithm

The Am28F256 Flashrite Programming algorithm employs an interactive closed loop flow to program data byte by byte. Bytes may be programmed sequentially or at random. The Flashrite Programming algorithm uses 10 microsecond programming pulses. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The program algorithm allows for up to 25 programming operations per byte per reprogramming cycle. Most bytes verify after the first or second pulse. The entire sequence of programming and byte verification is performed with high voltage applied to the V_{PP} pin. Figure 3 and Table 5 illustrate the programming algorithm.

Figure 3. Flashrite Programming Algorithm

Table 5. Flashrite Programming Algorithm

Bus Operations	Command	Comments
Standby		Wait for Vpp ramp to VppH (Note 1) Initialize pulse counter
Write	Program Set-Up	Data = 40H
Write	Program	Valid Address/Data
Standby		Duration of Programming Operation (twHWH1)
Write	Program-Verify (2)	Data = C0H Stops Program Operation
Standby		Write Recovery Time before Read = 6 μs
Read		Read byte to verify programming
Standby		Compare data output to data expected
Write	Reset	Data = FFH, resets the register for read operations.
Standby		Wait for Vpp ramp to VppL (Note 1)

Notes:

1. See DC Characteristics for value of VppH. The Vpp power supply can be hard-wired to the device or switchable. When Vpp is switched, VppL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0 V.

2. Program Verify is performed only after byte programming. A final read/compare may be performed (optional) after the register is written with the read command.

11560E-9

Bus Cycle	A	B	C	D	E	F	G
	Write	Write	Time-out	Write	Time-out	Read	Standby
Command	40H	Program Address, Program Data	N/A	C0H (Stops Program)	N/A	Compare Data	N/A
Function	Program Set-up	Program Command Latch Address & Data	Program (10 µs)	Program Verify	Transition (6 µs)	Program Verification	Proceed per Programming Algorithm

Figure 4. A.C. Waveforms for Programming Operations

Analysis of Program Timing Waveforms

Program Set-Up/Program

Two-cycle write commands are required for program operations (section A and B). The first program command (40H) is a set-up command and does not affect the array data (section A). The second program command latches address and data required for programming on the falling and rising edge of $\overline{WE}$ respectively (section B). The rising edge of this $\overline{WE}$ pulse (section B) also initiates the programming pulse. The device is programmed on a byte by byte basis either sequentially or randomly.

The program pulse occurs in section C.

Time-Out

A software timing routine (10 µs duration) must be initiated on the rising edge of the $\overline{WE}$ pulse of section B.

Note: *An integrated stop timer prevents any possibility of overprogramming by limiting each time-out period of 10 µs.*

Program-Verify

Upon completion of the program timing routine, the microprocessor must write the program-verify command (C0H). This command terminates the programming operation on the rising edge of the $\overline{WE}$ pulse (section D). The program-verify command also stages the device for data verification (section F). Another software timing routine (6 µs duration) must be executed to allow for generation of internal voltages for margin checking and read operations (section E).

During program-verification (section F) each byte just programmed is read to compare array data with original program data. When successfully verified, the next desired address is programmed. Should a byte fail to verify, reprogram the byte (repeat section A thru F). Each data change sequence allows the device to use up to 25 program pulses per byte. Typically, bytes are verified within one or two pulses.

■ 0257528 0032587 195 ■

Algorithm Timing Delays

There are four different timing delays associated with the Flasherase and Flashrite algorithms:

1. The first delay is associated with the V_{PP} rise-time when V_{PP} first turns on. The capacitors on the V_{PP} bus cause an RC ramp. After switching on the V_{PP}, the delay required is proportional to the number of devices being erased and the 0.1 µF/device. V_{PP} must reach its final value 100 ns before commands are executed.

2. The second delay time is the erase time pulse width (10 ms). A software timing routine should be run by the local microprocessor to time out the delay. The erase operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the erase operation. To ensure proper device operation, write the Erase-verify operation after each pulse.

3. A third delay time is required for each programming pulse width (10 µs). The programming algorithm is interactive and verifies each byte after a program pulse. The program operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the programming operation.

4. A fourth timing delay associated with both the Flasherase and Flashrite algorithms is the write recovery time (6 µs). During this time internal circuitry is changing voltage levels from the erase/ program level to those used for margin verify and read operations. An attempt to read the device during this period will result in possible false data (it may appear the device is not properly erased or programmed).

Note:
Software timing routines should be written in machine language for each of the delays. Code written in machine language requires knowledge of the appropriate microprocessor clock speed in order to accurately time each delay.

Parallel Device Erasure

Many applications will use more than one Flash memory device. Total erase time may be minimized by implementing a parallel erase algorithm. Flash memories may erase at different rates. Therefore each device must be verified separately. When a device is completely erased and verified use a masking code to prevent further erasure. The other devices will continue to erase until verified. The masking code applied could be the read command (00H).

Power-Up Sequence

The Am28F256 powers-up in the Read only mode. Power supply sequencing is not required.

Reset Command

The Reset command initializes the Flash memory device to the Read mode. In addition, it also provides the user with a safe method to abort any device operation (including program or erase).

The Reset command must be written two consecutive times after the set-up Program command (40H). This will reset the device to the Read mode.

Following any other Flash command write the Reset command once to the device. This will safely abort any previous operation and initialize the device to the Read mode.

The set-up Program command (40H) is the only command that requires a two sequence reset cycle. The first Reset command is interpreted as program data. However, FFH data is considered null data during programming operations (memory cells are only programmed from a logical "1" to "0"). The second Reset command safely aborts the programming operation and resets the device to the Read mode.

Memory contents are not altered in any case.

This detailed information is for your reference. It may prove easier to always issue the Reset command two consecutive times. This eliminates the need to determine if you are in the set-up Program state or not.

Programming In-System

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

Auto Select Command

AMD's Flash memories are designed for use in applications where the local CPU alters memory contents. Accordingly, manufacturer and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not a generally desired system design practice.

The Am28F256 contains an Auto·Select operation to supplement traditional PROM programming methodology. The operation is initiated by writing 80H or 90H into the command register. Following this command, a read cycle address 0000H retrieves the manufacturer code of 01H. A read cycle from address 0001H returns the device code A1H (see Table 2). To terminate the operation, it is necessary to write another valid command, such as Reset (FFH), into the register.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature

Ceramic Packages .... −65°C to +150°C

Plastic Packages .... −65°C to +125°C

Ambient Temperature

with Power Applied .... −55°C to + 125°C

Voltage with Respect To Ground

All pins except A9 and V_{PP} (Note 1)   −2.0 V to +7.0 V

V_{CC} (Note 1) .... −2.0 V to +7.0 V

A9 (Note 2) .... −2.0 V to +14.0 V

V_{PP} (Note 2) .... −2.0 V to +14.0 V

Output Short Circuit Current (Note 3) ...... 200 mA

Notes:

1. Minimum DC voltage on input or I/O pins is −0.5 V. During voltage transitions, inputs may overshoot V_{SS} to −2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is V_{CC} + 0.5 V. During voltage transitions, outputs may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.

2. Minimum DC input voltage on A9 and V_{PP} pins is −0.5 V. During voltage transitions, A9 and V_{PP} may overshoot V_{SS} to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A9 and V_{PP} is +13.5 V which may overshoot to 14.0 V for periods up to 20 ns.

3. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T_C) .... 0°C to +70°C

Industrial (I) Devices

Case Temperature (T_C) .... −40°C to +85°C

Extended (E) Devices

Case Temperature (T_C) .... −55°C to +125°C

Military (M) Devices

Case Temperature (T_C) .... −55°C to +125°C

V_{CC} Supply Voltages

V_{CC} for Am28F256–X5 .... +4.75 V to +5.25 V

V_{CC} for Am28F256–XX0 .... +4.50 V to +5.50 V

V_{PP} Supply Voltages

Read .... −0.5 V to +12.6 V

Program, Erase, and Verify ..... +11.4 V to +12.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

MAXIMUM OVERSHOOT
Maximum Negative Input Overshoot

11560E-10

Maximum Positive Input Overshoot

11560E-11

Maximum V_{PP} Overshoot

11560E-12

◼ 0257528 0032590 78T ◼

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1–4)

DC CHARACTERISTICS—TTL/NMOS COMPATIBLE

| Parameter Symbol	Parameter Description	Test Conditions	Min	Typ	Max	Unit
I_{LI}	Input Leakage Current	V_{CC} . V_{CC} Max, $V_{IN} = V_{CC}$ or V_{SS}			±1.0	μA
I_{LO}	Output Leakage Current	V_{CC} . V_{CC} Max, $V_{OUT} = V_{CC}$ or V_{SS}			±1.0	μA
I_{CCS}	V_{CC} Standby Current	V_{CC} . V_{CC} Max $\overline{CE} = V_{IH}$		0.2	1.0	mA
I_{CC1}	V_{CC} Active Read Current	V_{CC} . V_{CC} Max, $\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$ $I_{OUT} = 0$ mA, at 6 MHz		10	30	mA
I_{CC2}	V_{CC} Programming Current	$\overline{CE} = V_{IL}$ Programming in Progress (Note 4)		10	30	mA
I_{CC3}	V_{CC} Erase Current	$\overline{CE} = V_{IL}$ Erasure in Progress (Note 4)		10	30	mA
I_{PPS}	V_{PP} Standby Current	$V_{PP} = V_{PPL}$			±1.0	μA
I_{PP1}	V_{PP} Read Current	$V_{PP} = V_{PPH}$		70	200	μA
		$V_{PP} = V_{PPL}$			±1.0	
I_{PP2}	V_{PP} Programming Current	$V_{PP} = V_{PPH}$ Programming in Progress (Note 4)		10	30	mA
I_{PP3}	V_{PP} Erase Current	$V_{PP} = V_{PPH}$ Erasure in Progress (Note 4)		10	30	mA
V_{IL}	Input Low Voltage		−0.5		0.8	V
V_{IH}	Input High Voltage		2.0		V_{CC} + 0.5	V
V_{OL}	Output Low Voltage	I_{OL} . 5.8 mA V_{CC} V_{CC} Min			0.45	V
V_{OH1}	Output High Voltage	I_{OH} . −2.5 mA V_{CC} V_{CC} Min	2.4			V
V_{ID}	A9 Auto Select Voltage	$A9 = V_{ID}$	11.5		13.0	V
I_{ID}	A9 Auto Select Current	$A9 = V_{ID}$ Max V_{CC} V_{CC} Max		5	50	μA
V_{PPL}	V_{PP} during Read-Only Operations	Note: Erase/Program are inhibited when $V_{PP} = V_{PPL}$	0.0		V_{CC} +2.0	V
V_{PPH}	V_{PP} during Read/Write Operations		11.4		12.6	V
V_{LKO}	Low V_{CC} Lock-out Voltage		3.2			V

Notes:

1. **Caution:** the Am28F256 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.

2. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.

3. Maximum active power usage is the sum of I_{CC} and I_{PP}.

4. Not 100% tested.

◼ 0257528 0032591 616 ◼

DC CHARACTERISTICS—CMOS COMPATIBLE

Parameter Symbol	Parameter Description	Test Conditions	Min	Typ	Max	Unit
I_{LI}	Input Leakage Current	V_{CC} . V_{CC} Max, $V_{IN} = V_{CC}$ or V_{SS}			± 1.0	µA
I_{LO}	Output Leakage Current	V_{CC} . V_{CC} Max, $V_{OUT} = V_{CC}$ or V_{SS}			± 1.0	µA
I_{CCS}	V_{CC} Standby Current	V_{CC} . V_{CC} Max $\overline{CE} = V_{CC} + 0.5$ V		15	100	µA
I_{CC1}	V_{CC} Active Read Current	V_{CC} . V_{CC} Max, $\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$ $I_{OUT} = 0$ mA, at 6 MHz		10	30	mA
I_{CC2}	V_{CC} Programming Current	$\overline{CE} = V_{IL}$ Programming in Progress (Note 4)		10	30	mA
I_{CC3}	V_{CC} Erase Current	$\overline{CE} = V_{IL}$ Erasure in Progress (Note 4)		10	30	mA
I_{PPS}	V_{PP} Standby Current	$V_{PP} = V_{PPL}$			± 1.0	µA
I_{PP1}	V_{PP} Read Current	$V_{PP} = V_{PPH}$		70	200	µA
I_{PP2}	V_{PP} Programming Current	$V_{PP} = V_{PPH}$ Programming in Progress (Note 4)		10	30	mA
I_{PP3}	V_{PP} Erase Current	$V_{PP} = V_{PPH}$ Erasure in Progress (Note 4)		10	30	mA
V_{IL}	Input Low Voltage		−0.5		0.8	V
V_{IH}	Input High Voltage		0.7 V_{CC}		V_{CC} + 0.5	V
V_{OL}	Output Low Voltage	I_{OL} 5.8 mA V_{CC} . V_{CC} Min			0.45	V
V_{OH1}	Output High Voltage	I_{OH} −2.5 mA, V_{CC} . V_{CC} Min	0.85 V_{CC}			V
V_{OH2}		I_{OH} −100 µA, V_{CC} . V_{CC} Min	V_{CC} −0.4			
V_{ID}	A9 Auto Select Voltage	A9 = V_{ID}	11.5		13.0	V
I_{ID}	A9 Auto Select Current	A9 = V_{ID} Max V_{CC} . V_{CC} Max		5	50	µA
V_{PPL}	V_{PP} during Read-Only Operations	Note: Erase/ Program are inhibited when $V_{PP} = V_{PPL}$	0.0		V_{CC} + 2.0	V
V_{PPH}	V_{PP} during Read/Write Operations		11.4		12.6	V
V_{LKO}	Low V_{CC} Lock-out Voltage		3.2			V

Notes:

1. **Caution:** the Am28F256 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.

2. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.

3. Maximum active power usage is the sum of I_{CC} and I_{PP}.

4. Not 100% tested.

11560E-13

Figure 5. Am28F256–Average Icc Active vs. Frequency
Vcc = 5.5 V, Addressing Pattern = Minmax
Data Pattern = Checkerboard

PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Typ	Max	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0$	8	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0$	8	12	pF
C_{IN2}	VPP Input Capacitance	$V_{PP} = 0$	8	12	pF

Notes:

1. Sampled, not 100% tested.

2. Test conditions $T_A = 25°C$, $f = 1.0$ MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

AC CHARACTERISTICS—Read Only Operation (Notes 1–4)

Parameter Symbols JEDEC	Standard	Parameter Description		Am28F256 —75 / -90/-95	-90 -95	-120 —	-150 —	-200 —	-250 —	Unit
t_{AVAV}	t_{RC}	Read Cycle Time (Note 4)	Min	70	90	120	150	200	250	ns
			Max							
t_{ELQV}	t_{CE}	Chip Enable Access Time	Min							
			Max	70	90	120	150	200	250	ns
t_{AVQV}	t_{ACC}	Address Access Time	Min							
			Max	70	90	120	150	200	250	ns
t_{GLQV}	t_{OE}	Output Enable Access Time	Min							
			Max	35	35	50	55	55	55	ns
t_{ELQX}	t_{LZ}	Chip Enable to Output in Low Z (Note 4)	Min	0	0	0	0	0	0	ns
			Max							
t_{EHQZ}	t_{DF}	Chip Disable to Output in High Z (Note 3)	Min							
			Max	20	20	30	35	35	35	ns
t_{GLQX}	t_{OLZ}	Output Enable to Output in Low Z (Note 4)	Min	0	0	0	0	0	0	ns
			Max							
t_{GHQZ}	t_{DF}	Output Disable to Output in High Z (Note 4)	Min							
			Max	20	20	30	35	35	35	ns
t_{AXQX}	t_{OH}	Output Hold from first of Address, $\overline{CE}$, or $\overline{OE}$ Change (Note 4)	Min	0	0	0	0	0	0	ns
			Max							
t_{WHGL}		Write Recovery Time before Read	Min	6	6	6	6	6	6	µs
			Max							
t_{VCS}		Vcc Set-up Time to Valid Read (Note 4)	Min	50	50	50	50	50	50	µs
			Max							

Notes:

1. Output Load: 1 TTL gate and $C_L = 100$ pF
   Input Rise and Fall Times: ≤ 10 ns
   Input Pulse levels: 0.45 V to 2.4 V
   Timing Measurement Reference Level: Inputs: 0.8 V and 2 V
   Outputs: 0.8 V and 2 V

2. The Am28F256-75 and Am28F256-95 Output Load: 1 TTL gate and $C_L = 100$ pF
   Input Rise and Fall Times: ≤ 10 ns
   Input Pulse levels: 0 V to 3 V
   Timing Measurement Reference Level: 1.5 V inputs and outputs.

3. Guaranteed by design not tested.

4. Not 100% tested.

■ 0257528 0032594 325 ■

AC CHARACTERISTICS—Write/Erase/Program Operations (Notes 1–6)

| Parameter Symbols				Am28F256						
JEDEC	Standard	Parameter Description		— -75	-90 -95	-120 —	-150 —	-200 —	-250 —	Unit
tAVAV	twC	Write Cycle Time (Note 6)	Min Max	70	90	120	150	200	250	ns
tAVWL	tAS	Address Set-Up Time	Min Max	0	0	0	0	0	0	ns
tWLAX	tAH	Address Hold Time	Min Max	45	45	50	60	75	75	ns
tDVWH	tDS	Data Set-Up Time	Min Max	45	45	50	50	50	50	ns
tWHDX	tDH	Data Hold Time	Min Max	10	10	10	10	10	10	ns
tWHGL	twR	Write Recovery Time before Read	Min Max	6	6	6	6	6	6	µs
tGHWL		Read Recovery Time before Write	Min Max	0	0	0	0	0	0	µs
tELWL	tCS	Chip Enable Set-Up Time	Min Max	0	0	0	0	0	0	ns
tWHEH	tCH	Chip Enable Hold Time	Min Max	0	0	0	0	0	0	ns
tWLWH	twP	Write Pulse Width	Min Max	45	45	50	60	60	60	ns
tWHWL	tWPH	Write Pulse Width HIGH	Min Max	20	20	20	20	20	20	ns
tWHWH1		Duration of Programming Operation (Note 4)	Min Max	10	10	10	10	10	10	µs
tWHWH2		Duration of Erase Operation (Note 4)	Min Max	9.5	9.5	9.5	9.5	9.5	9.5	ms
tVPEL		VPP Set-Up Time to Chip Enable LOW (Note 6)	Min Max	100	100	100	100	100	100	ns
tVCS		VCC Set-Up Time to Chip Enable LOW (Note 6)	Min Max	50	50	50	50	50	50	µs
tVPPR		VPP Rise Time 90% VPPH (Note 6)	Min Max	500	500	500	500	500	500	ns
tVPPF		VPP Fall Time 10% VPPL (Note 6)	Min Max	500	500	500	500	500	500	ns
tLKO		VCC < VLKO to Reset (Note 6)	Min Max	100	100	100	100	100	100	ns

Notes:

1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read Only operations.

2. All devices except Am28F256-75 and Am28F256-95. Input Rise and Fall times: < 10 ns; Input Pulse Levels: 0.45 V to 2.4 V Timing Measurement Reference Level: Inputs: 0.8 V and 2.0 V; Outputs: 0.8 V and 2.0 V

3. Am28F256-75 and Am28F256-95. Input Rise and Fall times: < 10 ns; Input Pulse Levels: 0.0 V to 3.0 V Timing Measurement Reference Level: Inputs and Outputs: 1.5 V

4. Maximum pulse widths not required because the on-chip program/erase stop timer will terminate the pulse widths internally on the device.

5. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the Write Pulse Width (within a longer Write-Enable timing waveform) all set-up, hold and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.

6. Not 100% tested.

0257528 0032595 261

KEY TO SWITCHING WAVEFORMS

| WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State

KS000010

SWITCHING WAVEFORMS


Figure 6. AC Waveforms for Read Operations

0257528 0032596 1T8

SWITCHING WAVEFORMS

11560E-15

Figure 7. AC Waveforms for Erase Operations

0257528 0032597 034

SWITCHING WAVEFORMS

Figure 8. AC Waveforms for Programming Operations

0257528 0032598 T70

SWITCHING TEST CIRCUIT

11560E-17

C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORMS

All Devices Except Am28F256-75 and Am28F256-95

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are < 10 ns.

For Am28F256-75 and Am28F256-95

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are < 10 ns.

11560E-18

ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments
	Min	Typ	Max (Note 3)		
Chip Erase Time		1 (Note 1)	10 (Note 2)	s	Excludes 00H programming prior to erasure
Chip Programming Time		0.5 (Note 1)	3	s	Excludes system-level overhead
Write/Erase Cycles	10,000			Cycles	

Notes:

1. *25°C, 12 V Vpp*

2. *The Flasherase/Flashrite algorithms allows for 60 second erase time for military temperature range operations.*

3. *Maximum time specified is lower than worst case. Worst case is derived from the Flasherase/Flashrite pulse count (Flasherase = 1000 max and Flashrite = 25 max). Typical worst case for program and erase operations is significantly less than the actual device limit.*

LATCHUP CHARACTERISTICS

	Min	Max
Input Voltage with respect to Vss on all pins except I/O pins (Including A9 and Vpp)	–1.0 V	13.5 V
Input Voltage with respect to Vss on all pins I/O pins	–1.0 V	Vcc + 1.0 V
Current	–100 mA	+100 mA
Includes all pins except Vcc. Test conditions: Vcc = 5.0 V, one pin at a time.		

DATA RETENTION

Parameter	Test Conditions	Min	Unit
Minimum Pattern Data Retention Time	150°C	10	Years
	125°C	20	Years

■ 0257528 0032600 459 ■

DATA SHEET REVISION SUMMARY FOR Am28F256

Data sheet is Final now, and not Preliminary.

Product Selector Guide

Added -75 ns speed grade at 5% V_{CC} Tolerance.

Ordering Information – Standard Products

Added -75 ns speed grade to the Valid Combinations table. Removed DC package from Am28F256-75, -90, and -95. Removed DC, DI, DE, and DEB packages from Am28F256 from -120, -150, and -200. Removed Package Type D.

Ordering Information – APL Products

This page was removed.

Erase, Program and Read Mode – Write Operations

Removed Command Register Table and Bit assignments.

Erase, Program and Read Mode – Read Command

The statement requiring a 6 μs wait before accessing the first addressed location was removed.

Table 3 – Am28F256 Command Definitions

The note describing a 6 μs wait before accessing the first addressed location was removed.

Flasherase Erase Sequence – Erase Verify Command

The address latched also depends on the falling edge of $\overline{CE}$, whichever happens later.

Flasherase Erase Sequence – Verify Next Address

The new address latched also depends on the falling edge of $\overline{CE}$, whichever happens later.

Auto Select Command
Programming In-System

Titles for each section were switched.

Programming In-System

It is necessary to write a valid command, such as Reset, into the register.

DC Characteristics – TTL/NMOS Compatible

Added Note 4. Those characteristics are not 100% tested.

DC Characteristics – CMOS Compatible

Added Note 4. Those characteristics are not 100% tested.

AC Characteristics – Read Only Operation (Notes 1 and 2)

Added -75 timings. Added Am28F256-75 to Note 2.

AC Characteristics – Write/Erase/Program Operations (Notes 1–5)

Added Am28F256-75 to Notes 2 and 3.

Switching Test Waveforms

For Test Point figures also apply to Am28F256-75.

0257528 0032601 395