8-bit Proprietary Microcontrollers

CMOS

F²MC-8FX MB95100AM Series

MB95108AM/F104AMS/F104ANS/F104AJS/F106AMS/F106ANS/F106AJS/ MB95F108AMS/F108ANS/F108AJS/F104AMW/F104ANW/F104AJW/F106AMW/ MB95F106ANW/F106AJW/F108AMW/F108ANW/F108AJW/FV100D-103

■ DESCRIPTION

The MB95100AM series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

Note: F2MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURE

- F2MC-8FX CPU core
 - Instruction set optimized for controllers
 - Multiplication and division instructions
 - 16-bit arithmetic operations
 - · Bit test branch instruction
 - Bit manipulation instructions etc.
- Clock
 - Main clock
 - Main PLL clock
 - Sub clock (for dual clock product)
 - Sub PLL clock (for dual clock product)

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL: http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

- Timer
 - 8/16-bit compound timer × 2 channels
 - 16-bit reload timer
 - 8/16-bit PPG × 2 channels
 - 16-bit PPG × 2 channels
 - Timebase timer
 - Watch prescaler (for dual clock product)
- LIN-UART
 - Full duplex double buffer
 - Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
- UART/SIO
 - Full duplex double buffer
 - Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
- I2C*

Built-in wake-up function

- External interrupt
 - Interrupt by edge detection (rising, falling, or both edges can be selected)
 - Can be used to recover from low-power consumption (standby) modes.
- 8/10-bit A/D converter
 - · 8-bit or 10-bit resolution can be selected
- Low-power consumption (standby) mode
 - Stop mode
 - Sleep mode
 - Watch mode (for dual clock product)
 - Timebase timer mode
- I/O ports :
 - The number of maximum ports
 - Single clock product : 54 ports
 - Dual clock product : 52 ports
 - · Port configuration
 - General-purpose I/O ports (N-ch open drain) : 6 ports
 - General-purpose I/O ports (CMOS) : Single clock product : 48 ports

 Dual clock product : 46 ports
- Programmable input voltage levels of port

Automotive input level / CMOS input level / hysteresis input level

• Flash memory security function

Protects the content of Flash memory (Flash memory device only)

*: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ MEMORY LINEUP

	Flash	RAM
MB95F104AMS/F104ANS/F104AJS	16K bytes	512 bytos
MB95F104AMW/F104ANW/F104AJW	Tok bytes	512 bytes
MB95F106AMS/F106ANS/F106AJS	20K bytos	1K buto
MB95F106AMW/F106ANW/F106AJW	32K bytes	1K byte
MB95F108AMS/F108ANS/F108AJS	60K bytes	2K bytes
MB95F108AMW/F108ANW/F108AJW	our bytes	ZN Dyles

■ PRODUCT LINEUP

Pai	Part number	MB95 108AM	MB95F 104AMS/ MB95F 106AMS/ MB95F 108AMS	MB95F 104ANS/ MB95F 106ANS/ MB95F 108ANS	MB95F 104AMW/ MB95F 106AMW/ MB95F 108AMW	MB95F 104ANW/ MB95F 106ANW/ MB95F 108ANW	MB95F 104AJS/ MB95F 106AJS/ MB95F 108AJS	MB95F 104AJW/ MB95F 106AJW/ MB95F 108AJW
Ту		MASK ROM product			Flash men	nory product		
RC	OM capacity*1			60	Kbytes (Ma	ax)		
RA	M capacity*1			2	Kbytes (Ma	x)		
Re	set output			Yes	•		N	0
on*2	Clock system	Selectable single/dual clock*3	Singl	e clock	Dual	clock	Single clock	Dual clock
Option*2	Low voltage detection reset	Yes/No	No	Yes	No		Yes	
	Clock supervisor			No			Ye	es
CF	PU functions	Number of ba Instruction bi Instruction le Data bit leng Minimum ins Interrupt prod	t length ngth th truction exec	: 8 : 1 : 1, cution time : 6	bits to 3 bytes , 8, and 16 b 1.5 ns (at ma	achine clock	frequency 16. requency 16.2	
	General-pur- pose I/O ports	Dual clock Programmab	product : 52 le input volta	4 ports (N-ch ports (N-ch op age levels of p evel / CMOS ir	oen drain : 6 ort :	ports, CMO	. ,	
	Timebase timer	Interrupt cycl	e : 0.5 ms, 2	2.1 ms, 8.2 ms	, 32.8 ms (a	t main oscilla	ation clock 4 M	1Hz)
nctions	Watchdog timer	Reset genera At main oscil At sub oscilla	lation clock	10 MHz 2.768 kHz (for	dual clock p		n 105 ms n 250 ms	
	Wild register	Capable of re	eplacing 3 by	tes of ROM d	ata			
Peripheral fu	I ² C	Detecting tra	ction and ar nsmitting dir on repeated (d receiving bitration functi ection function generation and	า	unctions		
	UART/SIO	NRZ type tra LSB-first or N	ouble buffer, nsfer format /ISB-first car	variable data , error detecte n be selected.	d function	·	-in baud rate ç data transfer	

	Part number	MB95 108AM	MB95F 104AMS/ MB95F 106AMS/ MB95F	MB95F 104ANS/ MB95F 106ANS/ MB95F	MB95F 104AMW/ MB95F 106AMW/ MB95F	MB95F 104ANW/ MB95F 106ANW/ MB95F	MB95F 104AJS/ MB95F 106AJS/ MB95F	MB95F 104AJW/ MB95F 106AJW/ MB95F
Pa	rameter		108AMS	108ANS	108AMW	108ANW	108AJS	108AJW
	LIN-UART	Dedicated relo Full duplex do Clock asynchi ble LIN functions	uble buffer ronous (UAF	RT) or clock	synchronou	ıs (SIO) sei		
	8/10-bit A/D converter (12 channels)	8-bit or 10-bit resolution can be selected.						
	16-bit reload timer	Two clock modes and two counter operating modes can be selected. Square waveform output Count clock: 7 internal clocks and external clock can be selected. Counter operating mode: reload mode or one-shot mode can be selected.						
ctions	8/16-bit compound timer (2 channels)	Each channel of the timer can be used as "8-bit timer × 2 channels" or "16-bit timer × 1 channel". Built-in timer function, PWC function, PWM function, capture function, and square waveform output Count clock: 7 internal clocks and external clock can be selected						
Peripheral functions	16-bit PPG (2 channels)	PWM mode o Counter opera Support for ex	ating clock:	8 selectable		ces		
Perip	8/16-bit PPG (2 channels)	Each channel 1 channel". Counter opera					nels" or "16	6-bit PPG×
	Watch counter (for dual clock product)	Count clock : Counter value selecting clock	can be set	from 0 to 63	3. (Capable	of counting	for 1 minute	
	Watch prescaler (for dual clock product)	4 selectable in	nterval times	s (125 ms, 2	50 ms, 500	ms, or 1 s)		
	External interrupt (12 channels)	Interrupt by ed Can be used t	-	, -	-	edges can	be selected	1.)
	Flash memory	Supports auto Write/Erase/E A flag indicati Number of wri Data retention Erase can be Block protection Flash Security (MB95F108A	rase-Suspeing completion telerase cycle time: 20 years performed con with extern for the control of the control	nd/Resume on of the algoles (Minimolears on each blooming ornal program or protecting	commands gorithm um): 10000 ck mming volta the content	times ge of the Flash		only)
Sta	ndby mode	Sleep, stop, w	atch (for du	al clock pro	duct) , and t	imebase tin		(Continued)

(Continued)

- *1 : For ROM capacity and RAM capacity, refer to "■ MEMORY LINEUP".
- *2 : For details of option, refer to "■ MASK OPTION".
- *3 : Specify clock mode when ordering MASK ROM.
- *4 : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

Note: Part number of the evaluation product in MB95100AM series is MB95FV100D-103. When using it, the MCU board (MB2146-303A) is required.

■ OSCILLATION STABILIZATION WAIT TIME

The initial value of the main clock oscillation stabilization wait time is fixed to the maximum value. The maximum value is shown as follows.

Oscillation stabilization wait time	Remarks
(2 ¹⁴ -2) /Fcн	Approx. 4.10 ms (at main oscillation clock 4 MHz)

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Parameter	MB95108AM	MB95F104AMS/F104ANS/ F104AJS MB95F106AMS/F106ANS/ F106AJS MB95F108AMS/F108ANS/ F108AJS	MB95F104AMW/F104ANW/ F104AJW MB95F106AMW/F106ANW/ F106AJW MB95F108AMW/F108ANW/ F108AJW	MB95FV100D-103
FPT-64P-M03	0	0	0	×
FPT-64P-M09	0	0	0	×
BGA-224P- M08	×	×	×	0

○ : Available× : Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

• Notes on Using Evaluation Products

The Evaluation product has not only the functions of the MB95100AM series but also those of other products to support software development for multiple series and models of the F²MC-8FX family. The I/O addresses for peripheral resources not used by the MB95100AM series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or write unexpectedly) .

Also, as the read values of prohibited addresses on the evaluation product are different to the values on the flash memory and MASK ROM products, do not use these values in the program.

The Evaluation product do not support the functions of some bits in single-byte registers. Read/write access to these bits does not cause hardware malfunctions. Since the Evaluation, Flash memory, and MASK ROM products are designed to behave completely the same way in terms of hardware and software.

• Difference of Memory Spaces

If the amount of memory on the Evaluation product is different from that of the Flash memory or MASK ROM product, carefully check the difference in the amount of memory from the model to be actually used when developing software.

For details of memory space, refer to "
CPU CORE".

• Current Consumption

The current consumption of Flash memory product is typically greater than for MASK ROM product.

For details of current consumption, refer to "

ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, refer to "
PACKAGES AND CORRESPONDING PRODUCTS" and "
PACKAGE DIMENSIONS".

Operating Voltage


The operating voltage are different among the Evaluation, Flash memory, and MASK ROM products.

For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS".

Difference between BST and MOD Pins

The \overline{RST} and MOD pins are hysteresis inputs on the MASK ROM product. A pull-down resistor is provided for the MOD pin of the MASK ROM product.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	I/O Circuit type*	Function	
1	AVcc	_	A/D converter power supply pin	
2	AVR	_	A/D converter reference input pin	
3	PE3/INT13			
4	PE2/INT12	P	General-purpose I/O port.	
5	PE1/INT11		The pins are shared with the external interrupt input.	
6	PE0/INT10			
7	P83			
8	P82		Consist militages I/O month	
9	P81	0	General-purpose I/O port	
10	P80			
11	P71/TI0	Н	General-purpose I/O port. The pin is shared with 16-bit reload timer ch.0 output.	
12	P70/TO0	П	General-purpose I/O port. The pin is shared with 16-bit reload timer ch.0 input.	
13	MOD	В	An operating mode designation pin	
14	X0	Α	Main clock input oscillation pin	
15	X1	_ ^	Main clock input/output oscillation pin	
16	Vss	_	Power supply pin (GND)	
17	Vcc	_	Power supply pin	
18	С	_	Capacitor connection pin	
19	PG2/X1A	H/A	Single clock product is general-purpose port (PG2). Dual clock product is sub clock input/output oscillation pin (32 kHz).	
20	PG1/X0A	П/А	Single clock product is general-purpose port (PG1) . Dual clock product is sub clock input oscillation pin (32 kHz).	
21	RST	B'	Reset pin	
22	P00/INT00			
23	P01/INT01			
24	P02/INT02			
25	P03/INT03	С	General-purpose I/O port.	
26	P04/INT04		The pins are shared with external interrupt input. Large current port.	
27	P05/INT05			
28	P06/INT06			
29	P07/INT07			
30	P10/UI0	G	General-purpose I/O port. The pin is shared with UART/SIO ch.0 data input.	

Pin no.	Pin name	I/O Circuit type*	Function
31	P11/UO0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 data output.
32	P12/UCK0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 clock I/O.
33	P13/TRG0/ ADTG	Н	General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D trigger input (ADTG).
34	P14/PPG0		General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 output.
35	P20/PPG00		General-purpose I/O port.
36	P21/PPG01		The pins are shared with 8/16-bit PPG ch.0 output.
37	P22/TO00	Н	General-purpose I/O port.
38	P23/TO01	''	The pins are shared with 8/16-bit compound timer ch.0 output.
39	P24/EC0		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.0 clock input.
40	P50/SCL0		General-purpose I/O port. The pin is shared with I ² C ch.0 clock I/O.
41	P51/SDA0	'	General-purpose I/O port. The pin is shared with I ² C ch.0 data I/O.
42	P52/PPG1	Н	General-purpose I/O port. The pin is shared with 16-bit PPG ch.1 output.
43	P53/TRG1		General-purpose I/O port. The pin is shared with 16-bit PPG ch.1 trigger input.
44	P60/PPG10		General-purpose I/O port.
45	P61/PPG11		The pins are shared with 8/16-bit PPG ch.1 output.
46	P62/TO10		General-purpose I/O port.
47	P63/TO11		The pins are shared with 8/16-bit compound timer ch.1 output.
48	P64/EC1	К	General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.1 clock input.
49	P65/SCK		General-purpose I/O port. The pin is shared with LIN-UART clock I/O.
50	P66/SOT		General-purpose I/O port. The pin is shared with LIN-UART data output.
51	P67/SIN	L	General-purpose I/O port. The pin is shared with LIN-UART data input.
52	P43/AN11		
53	P42/AN10	J	General-purpose I/O port.
54	P41/AN09]]	The pins are shared with A/D converter analog input.
55	P40/AN08		


1 /			
Pin no.	Pin name	I/O Circuit type*	Function
56	P37/AN07		
57	P36/AN06		
58	P35/AN05		
59	P34/AN04		General-purpose I/O port.
60	P33/AN03	J	The pins are shared with A/D converter analog input.
61	P32/AN02		
62	P31/AN01		
63	P30/AN00		
64	AVss	_	A/D converter power supply pin (GND)

^{*:} For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE"

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	Clock input X1 (X1A) X0 (X0A) Standby control	 Oscillation circuit High-speed side Feedback resistance : approx. 1 MΩ Low-speed side Feedback resistance : approx. 10 MΩ
В	Mode input	Only for input Hysteresis input only for MASK ROM product With pull-down resistor only for MASK ROM product
B'	Reset input N-ch Reset output	 Hysteresis input only for MASK ROM product Reset output
С	P-ch Digital output Digital output N-ch Hysteresis input Automotive input External interrupt enable	CMOS output Hysteresis input Automotive input
G	Pull-up control P-ch Digital output Digital output CMOS input Hysteresis input Automotive input	CMOS output CMOS input Hysteresis input With pull-up control Automotive input

Туре	Circuit	Remarks
н	Pull-up control P-ch Digital output Digital output Hysteresis input Automotive input	 CMOS output Hysteresis input With pull-up control Automotive input
ı	Digital output CMOS input Hysteresis input Automotive input	 N-ch open drain output CMOS input Hysteresis input Automotive input
J	Pull-up control P-ch Digital output Digital output Analog input Hysteresis input A/D control Standby control	 CMOS output Hysteresis input Analog input With pull-up control Automotive input
К	Digital output Digital output Hysteresis input Automotive input	CMOS outputHysteresis inputAutomotive input



■ HANDLING DEVICES

Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used.

Latch-up may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between V_{CC} pin and V_{SS} pin.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

Also, take care to prevent the analog power supply voltage (AVcc, AVR) and analog input voltage from exceeding the digital power supply voltage (Vcc) when the analog system power supply is turned on or off.

• Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the Vcc power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50 Hz/60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

• Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode.

■ PIN CONNECTION

• Treatment of Unused Input Pin

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 k Ω . Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

• Treatment of Power Supply Pins on A/D Converter

Connect to be AVcc = Vcc and AVss = AVR = Vss even if the A/D converter is not in use.

Noise riding on the AV $_{\text{CC}}$ pin may cause accuracy degradation. So, connect approx. 0.1 μ F ceramic capacitor as a bypass capacitor between AV $_{\text{CC}}$ and AV $_{\text{SS}}$ pins in the vicinity of this device.

Power Supply Pins

In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.


It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μF between V_{CC} and V_{SS} near this device.

• Mode Pin (MOD)

Connect the MOD pin directly to Vcc or Vss pins.

To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the MOD pins to V_{CC} or V_{SS} pins and to provide a low-impedance connection.

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of $V_{\rm CC}$ pin must have a capacitance value higher than $C_{\rm S}$. For connection of smoothing capacitor $C_{\rm S}$, refer to the diagram below.



Analog Power Supply

Always set the same potential to AVcc and Vcc pins. When Vcc > AVcc, the current may flow through the AN00 to AN11 pins.

■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER

• Supported Parallel Programmers and Adapters

The following table lists supported parallel programmers and adapters.

Package	Applicable adapter model	Parallel programmers
FPT-64P-M03	TEF110-108F35AP	AF9708 (Ver 02.35G or more)
FPT-64P-M09	TEF110-108F36AP	AF9709/B (Ver 02.35G or more) AF9723+AF9834 (Ver 02.08E or more)

Note: For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: +81-53-428-8380

Sector Configuration

The individual sectors of Flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:

Flash memory	CPU address	Programmer address*	
SA1 (4 Kbytes)	1000н	71000 _н	
	1FFF _H	71FFF _H	
SA2 (4 Kbytes)	2000 _H	72000 _н	Lower bank
` ,	2FFF _H	72FFFн	Me
SA3 (4 Kbytes)	3000н	73000 _H	4
Crio (+ ribyico)	3FFF _H	73FFFн	
SA4 (16 Kbytes)	4000н	74000н	Ž
orti (10 ttaytoo)	7FFF _H	77FFF _H	7
SA5 (16 Kbytes)	8000н	78000н	
<i>5,</i> (10 1 (2) (20)	BFFFH	7BFFFн	
SA6 (4 Kbytes)	С000н	7C000н	
SAU (4 Ruytes)	CFFFH	7CFFFн)
SA7 (4 Kbytes)	D000H	7 <u>0111</u>	Upper bank
OAT (4 NUYIES)	DFFFH	7DFFF _H	ב <u>ֿ</u>
SA8 (4 Kbytes)	Е000н	7 <u>Е</u> 000н	
Crito (+ Noyico)	EFFFH	7EFFF _H	
SA9 (4 Kbytes)	F000н	7F000н	

^{*:} Programmer addresses are equivalent to CPU addresses, used when the parallel programmer programs data into Flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

• Programming Method

- 1) Set the type code of the parallel programmer to "17222".
- 2) Load program data to programmer addresses 71000H to 7FFFFH.
- 3) Programmed by parallel programmer

• MB95F106AMS/F106ANS/F106AJS/F106AMW/F106ANW/F106AJW (32 Kbytes)

Flash memory	CPU address	Programmer address*
SA5 (16 Kbytes)	8000н	78000 _H
	BFFF _H	7BFFF _H
SA6 (4 Kbytes)	С000н	7 С 000н
	СFFFн	7CFFFн
SA7 (4 Kbytes)		7D000н
, ,	DFFF _H	7DFFFн
SA8 (4 Kbytes)	Е000н	7E000H
	EFFF _H	7EFFF _H
SA9 (4 Kbytes)	F000 _H	7F000 _H
	FFFF _H	7FFFF _H

^{*:} Programmer addresses are equivalent to CPU addresses, used when the parallel programmer programs data into Flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

• Programming Method

- 1) Set the type code of the parallel programmer to "17222"
- 2) Load program data to programmer addresses 78000H to 7FFFFH.
- 3) Programmed by parallel programmer

• MB95F104AMS/F104ANS/F104AJS/F104AMW/F104ANW/F104AJW (16 Kbytes)

Flash memory	CPU address	Programmer address*
SA6 (4 Kbytes)	С000н	7 С 000н
	CFFFH	7CFFF _H
SA7 (4 Kbytes)	D000н	7D000н
, , , ,	DFFFH	7DFFF _H
SA8 (4 Kbytes)	Е000н	7 <u>Е</u> 000н
	EFFFH	7EFFF _H
SA9 (4 Kbytes)	F 000н	7F000 _н
	FFFF _H	7FFFF _H


^{*:} Programmer addresses are equivalent to CPU addresses, used when the parallel programmer programs data into Flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

• Programming Method

- 1) Set the type code of the parallel programmer to "17222"
- 2) Load program data to programmer addresses 7C000H to 7FFFFH.
- 3) Programmed by parallel programmer


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory space

Memory space of the MB95100AM series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95100AM series is shown below.



	Flash	RAM	Address #1	Address #2
MB95F104AMS/F104ANS/F104AJS	16 Kbytes	512 bytes	0280н	С000н
MB95F104AMW/F104ANW/F104AJW	10 Noyles	512 bytes	0280H	Сооон
MB95F106AMS/F106ANS/F106AJS	32 Kbytes	1 Kbyte	0480н	8000⊦
MB95F106AMW/F106ANW/F106AJW	32 Noyles	i Kbyte	U460H	оооон
MB95F108AMS/F108ANS/F108AJS	60 Khytaa	2 Khytoo	0880н	1000н
MB95F108AMW/F108ANW/F108AJW	60 Kbytes	2 Kbytes	UOOUH	1000H

2. Register

The MB95100AM series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC) : A 16-bit register to indicate locations where instructions are stored.

Accumulator (A) : A 16-bit register for temporary storage of arithmetic operations. In the case of

an 8-bit data processing instruction, the lower one byte is used.

Temporary accumulator (T) : A 16-bit register which performs arithmetic operations with the accumulator.


In the case of an 8-bit data processing instruction, the lower one byte is used.

Index register (IX) : A 16-bit register for index modification.


Extra pointer (EP) : A 16-bit pointer to point to a memory address. Stack pointer (SP) : A 16-bit register to indicate a stack area.

Program status (PS) : A 16-bit register for storing a register bank pointer, a direct bank pointer, and


a condition code register.



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (Refer to the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:



The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080H to 00FFH.

Direct bank pointer (DP2 to DP0)	Specified address area	Mapping area
XXX _B (no effect to mapping)	0000н to 007Fн	0000н to 007Fн (without mapping)
000 _B (initial value)		0080н to 00FFн (without mapping)
001в		0100н to 017Fн
010в		0180н to 01FFн
011в	0080н to 00FFн	0200н to 027Fн
100в	- 0000H tO 00FFH	0280н to 02FFн
101в		0300н to 037Fн
110в		0380н to 03FFн
111в	0400н to 047Fн	

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0". The flag is set to "0" when reset.

IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	Priority
0	0	0	High
0	1	1	↑
1	0	2	<u> </u>
1	1	3	Low = no interruption

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the

Z flag : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise.


V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" otherwise.

C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8-registers. Up to a total of 32 banks can be used on the MB95100AM series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7).



■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	0000000В
0002н	PDR1	Port 1 data register	R/W	0000000В
0003н	DDR1	Port 1 direction register	R/W	0000000В
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	PLLC	PLL control register	R/W	0000000В
0007н	SYCC	System clock control register	R/W	1010Х011в
0008н	STBC	Standby control register	R/W	0000000В
0009н	RSRR	Reset source register	R	XXXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	0000000В
000Вн	WPCR	Watch prescaler control register	R/W	0000000В
000Сн	WDTC	Watchdog timer control register	R/W	0000000В
000Дн	_	(Disabled)		_
000Ен	PDR2	Port 2 data register	R/W	0000000В
000Fн	DDR2	Port 2 direction register	R/W	0000000В
0010н	PDR3	Port 3 data register	R/W	0000000В
0011н	DDR3	Port 3 direction register	R/W	0000000В
0012н	PDR4	Port 4 data register	R/W	0000000В
0013н	DDR4	Port 4 direction register	R/W	0000000В
0014н	PDR5	Port 5 data register	R/W	0000000В
0015н	DDR5	Port 5 direction register	R/W	0000000В
0016н	PDR6	Port 6 data register	R/W	0000000В
0017н	DDR6	Port 6 direction register	R/W	0000000В
0018н	PDR7	Port 7 data register	R/W	0000000В
0019н	DDR7	Port 7 direction register	R/W	0000000В
001Ан	PDR8	Port 8 data register	R/W	0000000В
001Вн	DDR8	Port 8 direction register	R/W	0000000В
001Сн to 0025н	_	(Disabled)	_	_
0026н	PDRE	Port E data register	R/W	0000000В
0027н	DDRE	Port E direction register	R/W	0000000В
0028н, 0029н	_	(Disabled)	_	_
002Ан	PDRG	Port G data register	R/W	0000000В

Address	Register abbreviation	Register name	R/W	Initial value
002Вн	DDRG	Port G direction register	R/W	0000000В
002Сн		(Disabled)	_	_
002Dн	PUL1	Port 1 pull-up register	R/W	0000000В
002Ен	PUL2	Port 2 pull-up register	R/W	0000000В
002Fн	PUL3	Port 3 pull-up register	R/W	0000000В
0030н	PUL4	Port 4 pull-up register	R/W	0000000В
0031н	PUL5	Port 5 pull-up register	R/W	0000000В
0032н	PUL7	Port 7 pull-up register	R/W	0000000В
0033н	_	(Disabled)	_	_
0034н	PULE	Port E pull-up register	R/W	0000000В
0035н	PULG	Port G pull-up register	R/W	0000000В
0036н	T01CR1	8/16-bit compound timer 01 control status register 1 ch.0	R/W	0000000В
0037н	T00CR1	8/16-bit compound timer 00 control status register 1 ch.0	R/W	0000000В
0038н	T11CR1	8/16-bit compound timer 11 control status register 1 ch.1	R/W	0000000В
0039н	T10CR1	8/16-bit compound timer 10 control status register 1 ch.1	R/W	0000000В
003Ан	PC01	8/16-bit PPG1 control register ch.0	R/W	0000000В
003Вн	PC00	8/16-bit PPG0 control register ch.0	R/W	0000000В
003Сн	PC11	8/16-bit PPG1 control register ch.1		0000000В
003Dн	PC10	8/16-bit PPG0 control register ch.1		0000000В
003Ен	TMCSRH0	16-bit reload timer control status register (Upper byte) ch.0		0000000В
003Fн	TMCSRL0	16-bit reload timer control status register (Lower byte) ch.0		0000000В
0040н, 0041н		(Disabled)	_	_
0042н	PCNTH0	16-bit PPG status control register (Upper byte) ch.0	R/W	0000000В
0043н	PCNTL0	16-bit PPG status control register (Lower byte) ch.0	R/W	0000000В
0044н	PCNTH1	16-bit PPG status control register (Upper byte) ch.1	R/W	0000000В
0045н	PCNTL1	16-bit PPG status control register (Lower byte) ch.1	R/W	0000000В
0046н, 0047н	_	(Disabled)	_	_
0048н	EIC00	External interrupt circuit control register ch.0/ch.1		0000000В
0049н	EIC10	External interrupt circuit control register ch.2/ch.3	R/W	0000000В
004Ан	EIC20	External interrupt circuit control register ch.4/ch.5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch.6/ch.7	R/W	0000000В
004Сн	EIC01	External interrupt circuit control register ch.8/ch.9	R/W	0000000В
004Dн	EIC11	External interrupt circuit control register ch.10/ch.11	R/W	0000000В

Address	Register abbreviation	Register name	R/W	Initial value
004Ен, 004Fн	_	(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART reception/transmission data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н	SMC10	UART/SIO serial mode control register 1 ch.0	R/W	0000000В
0057н	SMC20	UART/SIO serial mode control register 2 ch.0	R/W	00100000в
0058н	SSR0	UART/SIO serial status register ch.0	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register ch.0	R/W	0000000В
005Ан	RDR0	UART/SIO serial input data register ch.0	R	0000000В
005Вн to 005Fн	_	(Disabled)		_
0060н	IBCR00	I ² C bus control register 0 ch.0	R/W	0000000В
0061н	IBCR10	I ² C bus control register 1 ch.0	R/W	0000000В
0062н	IBSR0	I ² C bus status register ch.0	R	0000000В
0063н	IDDR0	I ² C data register ch.0		0000000В
0064н	IAAR0	I ² C address register ch.0		0000000В
0065н	ICCR0	I ² C clock control register ch.0		0000000В
0066н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register (Upper byte)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (Lower byte)	R/W	0000000В
0070н	WCSR	Watch counter status register	R/W	0000000В
0071н	_	(Disabled)	_	_
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector writing control register 0	R/W	0000000В
0074н	SWRE1	Flash memory sector writing control register 1	R/W	0000000В
0075н	_	(Disabled)	_	_
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В

0F81н 0F82н 0F83н 0F84н 0F85н	ILR0 ILR1 ILR2 ILR3 ILR4 ILR5 — WRARH0	Mirror of register bank pointer (RP) and direct bank pointer (DP) Interrupt level setting register 0 Interrupt level setting register 1 Interrupt level setting register 2 Interrupt level setting register 3 Interrupt level setting register 4 Interrupt level setting register 5	R/W R/W R/W R/W	— 11111111B 1111111B
007Ан 007Вн 007Сн 007Сн 007Ен 007Ен 007Ен 0F80н 0F81н 0F82н 0F83н 0F84н 0F85н 0F86н 0F86н 0F87н	ILR1 ILR2 ILR3 ILR4 ILR5	Interrupt level setting register 1 Interrupt level setting register 2 Interrupt level setting register 3 Interrupt level setting register 4	R/W R/W R/W	11111111 _В
007BH 007CH 007DH 007EH 007FH 0F80H 0F81H 0F82H 0F83H 0F85H 0F85H 0F85H 0F86H 0F87H	ILR2 ILR3 ILR4 ILR5	Interrupt level setting register 2 Interrupt level setting register 3 Interrupt level setting register 4	R/W R/W	111111111
007Сн 007Dн 007Ен 007Fн 0F80н 0F81н 0F82н 0F83н 0F84н 0F85н 0F86н 0F86н 0F87н	ILR3 ILR4 ILR5	Interrupt level setting register 3 Interrupt level setting register 4	R/W	
007Dн 007Eн 007Fн 0F80н 0F81н 0F82н 0F83н 0F84н 0F85н 0F86н 0F87н	ILR4 ILR5	Interrupt level setting register 4		4444444
007Ен 007Fн 0F80н 0F81н 0F82н 0F83н 0F84н 0F85н 0F86н 0F87н 0F88н	ILR5		R/W	11111111В
007Fн 0F80н 0F81н 0F82н 0F83н 0F84н 0F85н 0F86н 0F86н 0F87н	_	Interrupt level setting register 5	'', " "	11111111В
0F80н 0F81н 0F82н 0F83н 0F84н 0F85н 0F86н 0F87н 0F88н	— WRARH0		R/W	11111111В
0F81н 0F82н 0F83н 0F84н 0F85н 0F86н 0F87н 0F88н	WRARH0	(Disabled)	_	_
0F82н 0F83н 0F84н 0F85н 0F86н 0F87н 0F88н		Wild register address setting register (Upper byte) ch.0	R/W	0000000В
0F83н 0F84н 0F85н 0F86н 0F87н 0F88н	WRARL0	Wild register address setting register (Lower byte) ch.0	R/W	0000000В
0F84н 0F85н 0F86н 0F87н 0F88н	WRDR0	Wild register data setting register ch.0	R/W	0000000В
0F85н 0F86н 0F87н 0F88н	WRARH1	Wild register address setting register (Upper byte) ch.1	R/W	0000000В
0F86н 0F87н 0F88н	WRARL1	Wild register address setting register (Lower byte) ch.1	R/W	0000000В
0F87н 0F88н	WRDR1	Wild register data setting register ch.1	R/W	0000000В
0F88н	WRARH2	Wild register address setting register (Upper byte) ch.2	R/W	0000000В
	WRARL2	Wild register address setting register (Lower byte) ch.2	R/W	0000000В
0E80u to	WRDR2	Wild register data setting register ch.2	R/W	0000000В
0F91н	_	(Disabled)		_
0F92н	T01CR0	8/16-bit compound timer 01 control status register 0 ch.0	R/W	0000000В
0F93н	T00CR0	8/16-bit compound timer 00 control status register 0 ch.0	R/W	0000000В
0F94н	T01DR	8/16-bit compound timer 01 data register ch.0	R/W	0000000В
0F95н	T00DR	8/16-bit compound timer 00 data register ch.0	R/W	0000000В
0F96н	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch.0	R/W	0000000В
0F97н	T11CR0	8/16-bit compound timer 11 control status register 0 ch.1	R/W	0000000В
0F98н	T10CR0	8/16-bit compound timer 10 control status register 0 ch.1	R/W	0000000В
0F99н	T11DR	8/16-bit compound timer 11 data register ch.1	R/W	0000000В
0F9Ан	T10DR	8/16-bit compound timer 10 data register ch.1	R/W	0000000В
0F9Вн	TMCR1	8/16-bit compound timer 10/11 timer mode control register ch.1	R/W	00000000В
0F9Сн	PPS01	8/16-bit PPG1 cycle setting buffer register ch.0	R/W	11111111В
0F9Dн	DDCCC	8/16-bit PPG0 cycle setting buffer register ch.0	R/W	11111111В
0F9Ен	PPS00		.	+
0F9Fн	PPS00 PDS01	8/16-bit PPG1 duty setting buffer register ch.0	R/W	111111111

Address	Register abbreviation	Register name	R/W	Initial value
0FA0н	PPS11	8/16-bit PPG1 cycle setting buffer register ch.1	R/W	111111111В
0FA1н	PPS10	8/16-bit PPG0 cycle setting buffer register ch.1	R/W	111111111
0FA2н	PDS11	8/16-bit PPG1 duty setting buffer register ch.1	R/W	111111111
0FАЗн	PDS10	8/16-bit PPG0 duty setting buffer register ch.1	R/W	111111111
0FA4н	PPGS	8/16-bit PPG start register	R/W	0000000В
0FA5н	REVC	8/16-bit PPG output inversion register	R/W	0000000В
0FA6н	TMRH0/ TMRLRH0	16-bit timer register (Upper byte) ch.0/ 16-bit reload register (Upper byte) ch.0	R/W	0000000В
0FA7н	TMRL0/ TMRLRL0	16-bit timer register (Lower byte) ch.0/ 16-bit reload register (Lower byte) ch.0	R/W	0000000В
0FA8н, 0FA9н		(Disabled)	_	_
0ГААн	PDCRH0	16-bit PPG down counter register (Upper byte) ch.0	R	0000000В
0FABн	PDCRL0	16-bit PPG down counter register (Lower byte) ch.0	R	0000000В
0FACн	PCSRH0	16-bit PPG cycle setting buffer register (Upper byte) ch.0	R/W	111111111В
0FADн	PCSRL0	16-bit PPG cycle setting buffer register (Lower byte) ch.0		111111111
0FAEн	PDUTH0	16-bit PPG duty setting buffer register (Upper byte) ch.0		111111111
0FAFн	PDUTL0	16-bit PPG duty setting buffer register (Lower byte) ch.0		111111111
0FВ0н	PDCRH1	16-bit PPG down counter register (Upper byte) ch.1		0000000В
0FB1н	PDCRL1	16-bit PPG down counter register (Lower byte) ch.1		0000000В
0FB2н	PCSRH1	16-bit PPG cycle setting buffer register (Upper byte) ch.1		111111111
0FВ3н	PCSRL1	16-bit PPG cycle setting buffer register (Lower byte) ch.1		111111111
0FВ4н	PDUTH1	16-bit PPG duty setting buffer register (Upper byte) ch.1	R/W	111111111
0FB5н	PDUTL1	16-bit PPG duty setting buffer register (Lower byte) ch.1	R/W	111111111
0FB6н to 0FBВн	_	(Disabled)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0ГВЕн	PSSR0	UART/SIO dedicated baud rate generator prescaler selection register ch.0		0000000В
0FBFн	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch.0	R/W	0000000В
0FC0н, 0FC1н	_	(Disabled)		_
0FC2н	AIDRH	A/D input disable register (Upper byte)	R/W	0000000В
0FС3н	AIDRL	A/D input disable register (Lower byte)	R/W	0000000В

(Continued)

Address	Register abbreviation	Register name		Initial value
0FC4н to 0FE2н		(Disabled)	_	_
0FE3н	WCDR	Watch counter data register	R/W	00111111в
0FE4н to 0FE6н	_	(Disabled)		_
0FE7н	ILSR2	Input level select register 2	R/W	0000000В
0FE8н, 0FE9н	_	(Disabled)		_
0FEAн	CSVCR	Clock supervisor control register		00011100в
0FEBн to 0FEDн	_	(Disabled)		_
0FEE _H	ILSR	Input level select register		0000000В
0FEFн	WICR	Interrupt pin control register		01000000в
0FF0н to 0FFFн	_	(Disabled)		_

• R/W access symbols

R/W : Readable/Writable

R: Read only W: Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to the "(Disabled)". Reading the "(Disabled)" returns an undefined value.

■ INTERRUPT SOURCE TABLE

	Interrupt	Vector tab	le address	Bit name of	Same level
Interrupt source	request number	Upper	Lower	interrupt level setting register	priority order (atsimultaneous occurrence)
External interrupt ch.0	IRQ0	FFFA⊦	FFFB⊦	L00 [1 : 0]	High
External interrupt ch.4	InQu	FFFAH	ГГГОН	L00 [1 . 0]	A
External interrupt ch.1	IRQ1	FFF8 _H	FFF9 _H	L01 [1 : 0]	1
External interrupt ch.5	InQI	ГГГОН	ГГГЭН	LOT [1.0]	
External interrupt ch.2	IRQ2	FFF6 _H	FFF7 _H	L02 [1 : 0]	
External interrupt ch.6	INQZ	ГГГОН		L02 [1 . 0]	
External interrupt ch.3	IDO2	FFF4		1.02 [1 . 0]	
External interrupt ch.7	IRQ3	FFF4 _H	FFF5 _H	L03 [1 : 0]	
UART/SIO ch.0	IRQ4	FFF2 _H	FFF3 _H	L04 [1 : 0]	
8/16-bit compound timer ch.0 (Lower)	IRQ5	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit compound timer ch.0 (Upper)	IRQ6	FFEEH	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ8	FFEAH	FFEBH	L08 [1:0]	
8/16-bit PPG ch.1 (Lower)	IRQ9	FFE8 _H	FFE9⊦	L09 [1:0]	
8/16-bit PPG ch.1 (Upper)	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	
16-bit reload timer ch.0	IRQ11	FFE4 _H	FFE5⊦	L11 [1:0]	
8/16-bit PPG ch.0 (Upper)	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	
8/16-bit PPG ch.0 (Lower)	IRQ13	FFE0 _H	FFE1 _H	L13 [1 : 0]	
8/16-bit compound timer ch.1 (Upper)	IRQ14	FFDEH	FFDF⊦	L14 [1 : 0]	
16-bit PPG ch.0	IRQ15	FFDСн	FFDD⊦	L15 [1:0]	
I ² C ch.0	IRQ16	FFDA _H	FFDB⊦	L16 [1:0]	
16-bit PPG ch.1	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6н	FFD7 _H	L18 [1:0]	
Timebase timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]	
Watch prescaler/Watch counter	IRQ20	FFD2 _H	FFD3 _H	L20 [1 : 0]	
External interrupt ch.8					
External interrupt ch.9	IDC04	EED0	EED4	1.04.14 - 01	
External interrupt ch.10	IRQ21	FFD0 _H	FFD1 _H	L21 [1 : 0]	
External interrupt ch.11					
8/16-bit compound timer ch.1 (Lower)	IRQ22	FFCEH	FFCFH	L22 [1 : 0]	▼
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

Davamatav	Combal	Rating		Unit	Demoules			
Parameter	Symbol	Min	Max	Unit	Remarks			
Power supply voltage*1	Vcc AVcc	Vss - 0.3	Vss + 6.0	V	*2			
	AVR	Vss - 0.3	Vss + 6.0		*2			
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0		*3			
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*3			
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	Applicable to pins*4			
Total maximum clamp current	Σ II $_{CLAMP}$ I	_	20	mA	Applicable to pins*4			
"L" level maximum	lo _{L1}		15	mΛ	Other than P00 to P07			
output current	lol2	15		mA	P00 to P07			
"L" level average current	lolav1		4	mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)			
	lolav2		12	1117	P00 to P07 Average output current = operating current × operating ratio (1 pin)			
"L" level total maximum output current	Σ loL	_	100	mA				
"L" level total average output current	Σ lolav	_	50	mA	Total average output current = operating current × operating ratio (Total of pins)			
"H" level maximum	І он1		– 15	mA	Other than P00 to P07			
output current	І он2	_	– 15	IIIA	P00 to P07			
"H" level average current	Iohav1		- 4	mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)			
	Iohav2		- 8	IIIA	P00 to P07 Average output current = operating current × operating ratio (1 pin)			
"H" level total maximum output current	ΣІон		- 100	mA				
"H" level total average output current	ΣΙοнαν	_	- 50	mA	Total average output current = operating current × operating ratio (Total of pins)			

(Continued)

Parameter	Symbol	Rat	Unit		
Parameter	Symbol	Min	Max	Oill	
Power consumption	Pd	_	320	mW	
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Tstg	– 55	+ 150	°C	

- *1 : The parameter is based on AVss = Vss = 0.0 V.
- *2 : Apply equal potential to AVcc and Vcc. AVR should not exceed AVcc + 0.3 V.
- *3: V_I and Vo should not exceed V_{CC} + 0.3 V. V_I must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.
- *4 : Applicable to pins : P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P52, P53, P70, P71, PE0 to PE3
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - +B signal is an input signal that exceeds Vcc voltage. The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this affect other devices.
 - Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the + B input pin open.
 - Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Sym-	Pin name	Condi- tions	Value		Unit	Remarks		
Parameter	bol	Fili liaille		Min	Max	Oilit	nemarks		
Power supply voltage	Vcc, AVcc		_	2.42*1	5.5	>	At normal operating	Other than MB95FV100D-103	
				2.3	5.5		Retain status of stop operation		
				2.7	5.5		At normal operating		
				2.3	5.5		Retain status of stop operation	MB95FV100D-103	
A/D converter reference input voltage	AVR	_	_	4.0	AVcc	٧			
Smoothing capacitor	Cs	_		0.1	1.0	μF	*2		
Operating	TA		_	- 40	+ 85	°C	Other than MB95FV100D-103		
temperature	IA			+ 5	+ 35		MB95FV100D-103		

^{*1:} The value is 2.88 V when the low voltage detection reset is used.

^{*2:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of Vcc pin must have a capacitance value higher than Cs. For connection of smoothing capacitor Cs, refer to the diagram below.



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

3. DC Characteristics

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, TA = - 40 °C to + 85 °C)

B	Sym- bol		Conditions		Value			Remarks
Parameter		Pin name		Min	Тур	Max	Unit	
"H" level input voltage	VIH	P10, P50, P51, P67	*1	0.7 Vcc		Vcc + 0.3	V	Hysteresis input of CMOS input level
	VIHA	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, P60 to P67, P70, P71, P80 to P83, PE0 to PE3, PG1*2, PG2*2	_	0.8 Vcc		Vcc + 0.3	٧	Pin input at selecting of Automotive input level
	Vihs	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, P60 to P67, P70, P71, P80 to P83, PE0 to PE3, PG1*2, PG2*2	*1	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
	V _{ІНМ}	RST, MOD	_	0.7 Vcc		Vcc + 0.3	V	CMOS input (MASK ROM product is hysteresis input)
"L" level input voltage	VıL	P10, P50, P51, P67	*1	Vss - 0.3	_	0.3 Vcc	V	Hysteresis input of CMOS input level
	VILA	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, P60 to P67, P70, P71, P80 to P83, PE0 to PE3, PG1*2, PG2*2	_	Vss - 0.3	_	0.5 Vcc	V	Pin input at selecting of Automotive input level
	VILS	P00 to P07, P10 to P14, P20 to P24, P30 to P37, P40 to P43, P50 to P53, P60 to P67, P70, P71, P80 to P83, PE0 to PE3, PG1*2, PG2*2	*1	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
	VILM	RST, MOD	_	Vss - 0.3	_	0.3 Vcc	V	CMOS input (MASK ROM product is hysteresis input)

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = - 40 °C to + 85 °C)

_	Sym-				Value			
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
Open-drain output application voltage	V D	P50, P51, P80 to P83	_	Vss - 0.3	_	Vss + 5.5	V	
"H" level output	Vон1	Output pin other than P00 to P07	Iон = - 4.0 mA	Vcc - 0.5	_		٧	
voltage	V _{OH2}	P00 to P07	Iон = - 8.0 mA	Vcc - 0.5			٧	
"L" level output	V _{OL1}	Output pin other than P00 to P07, RST*3	I _{OL} = 4.0 mA	_		0.4	٧	
voltage	V _{OL2}	P00 to P07	IoL = 12 mA	—		0.4	V	
Input leakage current (Hi-Z output leakage current)	lu	Port other than P50, P51, P80 to P83	0.0 V < V _I < Vcc	- 5		+ 5	μА	When the pull-up prohibition setting
Open-drain output leakage current	ILIOD	P50, P51, P80 to P83	0.0 V < V _I < Vss + 5.5 V	_	_	5	μΑ	
Pull-up resistor	RPULL	P10 to P14,P20 to P24, P30 to P37, P40 to P43, P52, P53, P70, P71, PE0 to PE3, PG1*2, PG2*2	V _I = 0.0 V	25	50	100	kΩ	When the pull-up permission setting
Pull-down resistor	Rмор	MOD	Vı = Vcc	25	50	100	kΩ	MASK ROM product
Input capacitance	Cin	Other than AVcc, AVss, AVR, Vcc, Vss	f = 1 MHz	_	5	15	pF	
			Vcc = 5.5 V Fcн = 20 MHz		9.5	12.5	mA	Flash memory product (At other than writing and erasing)
			FMP = 10 MHz Main clock mode (divided by 2)	_	30	35	mA	Flash memory product (At writing and erasing)
Power supply	loo	Vcc (External clock	(a.v.aoa by 2)	_	7.2	9.5	mA	MASK ROM product
current*4	Icc	operation)	F _{CH} = 32 MHz F _{MP} = 16 MHz		15.2	20.0	mA	Flash memory product (At other than writing and erasing)
			Main clock mode (divided by 2)		35.7	42.5	mA	Flash memory product (At writing and erasing)
				_	11.6	15.2	mA	MASK ROM product

(Continued)

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, TA = - 40 °C to + 85 °C)

	Sym-				Value			
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	Iccs		Vcc = 5.5 V FcH = 20 MHz FMP = 10 MHz Main sleep mode (divided by 2)	_	4.5	7.5	mA	
IccL IccLs Vcc (External clock			Fch = 32 MHz Fmp = 16 MHz Main sleep mode (divided by 2)	_	7.2	12.0	mA	
	$V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub clock mode (divided by 2), $T_A = +25 \text{ °C}$	_	45	100	μΑ	Dual clock product only		
	$V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub sleep mode (divided by 2), $T_A = +25 \text{ °C}$	_	10	81	μΑ	Dual clock product only		
current*4	Ісст	operation)	Vcc = 5.5 V FcL = 32 kHz Watch mode Main stop mode TA = +25 °C	_	4.6	27.0	μА	Dual clock product only
			Vcc = 5.5 V FcH = 4 MHz		9.3	12.5	mA	Flash memory product
	ICCMPLL		FMP = 10 MHz Main PLL mode (multiplied by 2.5)	_	7.0	9.5	mA	MASK ROM product
			Fcн = 6.4 MHz FмP = 16 MHz		14.9	20.0	mA	Flash memory product
			Main PLL mode (multiplied by 2.5)		11.2	15.2	mA	MASK ROM product
	ICCSPLL		$V_{\text{CC}} = 5.5 \text{ V}$ $F_{\text{CL}} = 32 \text{ kHz}$ $F_{\text{MPL}} = 128 \text{ kHz}$ $Sub \text{ PLL mode}$ $(\text{multiplied by 4}),$ $T_{\text{A}} = +25 \text{ °C}$	_	160	400	μΑ	Dual clock product only

(Continued)

(Continued)

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, TA = - 40 °C to + 85 °C)

Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
raiailletei	bol	Pili liaille	Conditions	Min	Тур	Max	Oilit	nemarks
Iстs Vcc		$V_{CC} = 5.5 \text{ V}$ $F_{CH} = 10 \text{ MHz}$ Timebase timer mode $T_A = +25 \text{ °C}$		0.15	1.10	mA		
	operation)	$V_{CC} = 5.5 \text{ V}$ Sub stop mode $T_A = +25 ^{\circ}\text{C}$	_	3.5	20	μΑ	Main stop mode for single clock product	
ILVD	Vcc	Current consumption for low voltage detection circuit only		38	50	μΑ		
Power supply current*4	Icsv	VCC	At oscillating 100 kHz current consumption of internal CR oscillator		20	36	μΑ	
	la		Vcc = 5.5 V FcH = 16 MHz At operating of A/D conversion	_	2.4	4.7	mA	
	Іан	AVcc	Vcc = 5.5 V FcH = 16 MHz At stopping A/D conversion TA = +25 °C	—	1	5	μΑ	

^{*1:} P10, P50, P51, and P67 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR).

- Refer to "4. AC Characteristics (1) Clock Timing" for Fch and Fcl.
- Refer to "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.

^{*2:} Single clock products only

^{*3:} Product without clock supervisor only


^{*4: •} The power-supply current is determined by the external clock. When the low voltage detection option is selected, the power-supply current will be a value of adding current consumption of the low voltage detection circuit (ILVD) to the specified value. Also, when both low voltage detection option and clock supervisor are selected, the power-supply current will be a value of adding current consumption of the low voltage detection circuit (ILVD) and current consumption of internal CR oscillator (ICSV) to the specified value.


4. AC Characteristics


(1) Clock Timing


(Vcc = 2.42 V to 5.0 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

	Sym-		Condi-		Value			,
Parameter	bol	Pin name	tions	Min	Тур	Max	Unit	Remarks
				1.00	_	16.25	MHz	When using main oscillation circuit
	_	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		1.00		32.50	MHz	When using external clock
	Fсн	X0, X1		3.00	_	10.00	MHz	Main PLL multiplied by 1
Clock frequency				3.00	_	8.13	MHz	Main PLL multiplied by 2
				3.00	_	6.50	MHz	Main PLL multiplied by 2.5
	FcL	X0A, X1A			32.768		kHz	When using sub oscillation circuit
				_	32.768	_	kHz	When using sub PLL
	thcyl	X0, X1	_	61.5	_	1000	ns	When using oscillation circuit
Clock cycle time		ŕ		30.8	_	1000	ns	When using external clock
	tLCYL	X0A, X1A		_	30.5	_	μs	When using sub clock
Input clock pulse width	twh1 twL1	X0		61.5	_		ns	When using external clock Duty ratio is about 30% to
mpat clock palse wiath	twH2	X0A			15.2		μs	70%.
Input clock rise time and fall time	tcr tcr	X0, X0A				5	ns	When using external clock











(2) Source Clock/Machine Clock


Parameter	Sym-	Pin		Value	•	Unit	Remarks
Parameter	bol	name	Min	Тур	Max	5	neiliaiks
Source clock*1 (Clock before setting	tsclk	_	61.5	_	2000	ns	When using main clock Min : FcH = 16.25 MHz, PLL multiplied by 1 Max : FcH = 1 MHz, divided by 2
division)			7.6		61.0	μs	When using sub clock Min : FcL = 32 kHz, PLL multiplied by 4 Max : FcL = 32 kHz, divided by 2
Source clock frequency	Fsp	_	0.50		16.25	MHz	When using main clock
Source clock frequency	FSPL		16.384		131.072	kHz	When using sub clock
Machine clock*2 (Minimum instruction	tuouk		61.5		32000	ns	When using main clock Min: Fsp = 16.25 MHz, no division Max: Fsp = 0.5 MHz, divided by 16
execution time)	t mclk		7.6	_	976.5	μs	When using sub clock Min: F _{SPL} = 131 kHz, no division Max: F _{SPL} = 16 kHz, divided by 16
Machine clock	FMP		0.031	_	16.250	MHz	When using main clock
frequency	F _{MPL}		1.024		131.072	kHz	When using sub clock

^{*1:} Clock before setting division due to machine clock division ratio selection bit (SYCC: DIV1 and DIV0). This source clock is divided by the machine clock division ratio selection bit (SYCC: DIV1 and DIV0), and it becomes the machine clock. Further, the source clock can be selected as follows.

- Main clock divided by 2
- PLL multiplication of main clock (select from 1, 2, 2.5 multiplication)
- Sub clock divided by 2
- PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
- *2: Operation clock of the microcontroller. Machine clock can be selected as follows.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16








(3) External Reset

Parameter	Symbol	Value		Unit	Remarks
Farameter	Syllibol	Min	Max	Oilit	nemarks
		2 tмськ*1	_	ns	At normal operating
RST "L" level pulse width	t RSTL	Oscillation time of oscillator*2 + 100		μs	At stop mode, sub clock mode, sub sleep mode, and watch mode
		100	_	μs	At timebase timer mode


- *1 : Refer to "(2) Source Clock/Machine Clock" for tmclk.
- *2 : Oscillation time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of µs and several ms. In the external clock, the oscillation time is 0 ms.




(4) Power-on Reset

(AVss = Vss = 0.0 V,
$$T_A = -40 \, ^{\circ}\text{C}$$
 to $+85 \, ^{\circ}\text{C}$)

Parameter	Symbol	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	Conditions	Min Max		nemarks	
Power supply rising time	t⊓		_	50	ms	
Power supply cutoff time	toff	_	1	_	ms	Waiting time until power-on




Note: Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 30 mV/ms as shown below



(5) Peripheral Input Timing

Parameter	Symbol Pin name		Va	Unit		
Farameter	Syllibol	Fili lialile	Min	Max	Oilit	
Peripheral input "H" pulse width	tıшн	INT00 to INT07, INT10 to INT13,	2 tmclk*	_	ns	
Peripheral input "L" pulse width	tıнı∟	EC0, EC1, TI0, TRG0/ADTG, TRG1	2 tmclk*	_	ns	


^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.



(6) UART/SIO, Serial I/O Timing

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit
Farameter	Syllibol	Fill Hallie	Conditions	Min	Max	Oilit
Serial clock cycle time	tscyc	UCK0		4 t мськ*	_	ns
UCK $\downarrow \rightarrow$ UO time	tsLov	UCK0, UO0	Internal clock	– 190	+ 190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0	operation	2 t мськ*	_	ns
UCK $\uparrow \rightarrow$ valid UI hold time	tsнıх	UCK0, UI0		2 t мськ*	_	ns
Serial clock "H" pulse width	t shsl	UCK0		4 t мськ*	_	ns
Serial clock "L" pulse width	tslsh	UCK0	External	4 t мськ*	_	ns
$UCK \downarrow \to UO$ time	tsLov	UCK0, UO0	clock		190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0	operation	2 t мськ*	_	ns
$UCK \uparrow \to valid \; UI \; hold \; time$	tsнıх	UCK0, UI0		2 t мськ*		ns

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.



(7) LIN-UART Timing

Sampling at the rising edge of sampling clock¹ and prohibited serial clock delay²


(ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit
Parameter	bol	Pili lialile	Conditions	Min	Max	Ollit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
$SCK \downarrow \to SOT$ delay time	t sLOVI	SCK, SOT	Internal clock	- 95	+ 95	ns
Valid SIN → SCK ↑	tıvsнı	SCK, SIN	operation output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ*3 + 190	_	ns
$SCK \uparrow \rightarrow valid SIN hold time$	tshixi	SCK, SIN	·	0	_	ns
Serial clock "L" pulse width	tslsh	SCK		3 tмськ*3 — tr	_	ns
Serial clock "H" pulse width	t shsl	SCK		tмськ*3 + 95	_	ns
$SCK \downarrow \to SOT$ delay time	tslove	SCK, SOT	External clock	_	2 tmclk*3 + 95	ns
Valid SIN → SCK ↑	tivshe	SCK, SIN	operation output pin:	190	_	ns
$SCK \uparrow \rightarrow valid SIN hold time$	t shixe	SCK, SIN	C _L = 80 pF + 1 TTL.	tмськ*3 + 95	_	ns
SCK fall time	t⊧	SCK			10	ns
SCK rise time	t R	SCK		_	10	ns

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2 :} Serial clock delay function is used to delay half clock for the output signal of serial clock.

^{*3:} Refer to "(2) Source Clock/Machine Clock" for tmclk.



Sampling at the falling edge of sampling clock¹ and prohibited serial clock delay²

(ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit
Parameter	bol	Finitianie	Conditions	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
$SCK \uparrow \to SOT$ delay time	tsноvі	SCK, SOT	Internal clock operation output pin :	- 95	+ 95	ns
Valid SIN \rightarrow SCK $↓$	tıvslı	SCK, SIN	C _L = 80 pF + 1 TTL.	tмськ*3 + 190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixi	SCK, SIN	•	0	_	ns
Serial clock "H" pulse width	t shsl	SCK		3 tмськ*3 — tr	_	ns
Serial clock "L" pulse width	tslsн	SCK		tмськ*3 + 95	_	ns
$SCK \uparrow \to SOT$ delay time	t shove	SCK, SOT	External clock	_	2 tmclk*3 + 95	ns
Valid SIN \rightarrow SCK $↓$	tivsle	SCK, SIN	operation output pin :	190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixe	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ*3 + 95	_	ns
SCK fall time	t _F	SCK		_	10	ns
SCK rise time	t⊓	SCK		_	10	ns

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2 :} Serial clock delay function is used to delay half clock for the output signal of serial clock.

^{*3:} Refer to "(2) Source Clock/Machine Clock" for tmclk.




Sampling at the rising edge of sampling clock¹ and enabled serial clock delay²

(ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Val	Unit		
raiailletei	bol	Finitianie	Conditions	Min	Max		
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns	
$SCK \uparrow \to SOT$ delay time	t shovi	SCK, SOT	Internal clock	– 95	+ 95	ns	
Valid SIN $ ightarrow$ SCK \downarrow	tıvslı	SCK, SIN	operation output pin :	tмськ*3 + 190	_	ns	
$SCK \downarrow \to valid \ SIN \ hold \ time$	tslixi	SCK, SIN	C _L = 80 pF + 1 TTL.	0	_	ns	
$SOT \to SCK \downarrow delay\ time$	tsovli	SCK, SOT		_	4 tmclk*3	ns	

- *1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




Sampling at the falling edge of sampling clock¹ and enabled serial clock delay²

(ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

Parameter	Sym- Pin name		Conditions	Valu	Unit	
Parameter	bol	Pili liaille	Conditions	Min	Max	Offic
Serial clock cycle time	tscyc	SCK		5 tмськ* ³	_	ns
$SCK \downarrow \to SOT$ delay time	tslovi	SCK, SOT	Internal clock	– 95	+ 95	ns
Valid SIN → SCK ↑	tıvsнı	SCK, SIN	, , , ,	tмськ*3 + 190	_	ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	t shixi	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0	_	ns
$SOT \to SCK \uparrow delay time$	tsovні	SCK, SOT			4 tmclk*3	ns

- *1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




(8) I²C Timing

 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

					Val	ue		
Parameter	Symbol	Pin name	Conditions		dard- ode	Fast-	mode	Unit
				Min	Max	Min	Max	
SCL clock frequency	fscL	SCL0		0	100	0	400	kHz
(Repeat) Start condition hold time SDA $\downarrow \to$ SCL \downarrow	t hd;sta	SCL0 SDA0		4.0	_	0.6	_	μs
SCL clock "L" width	tLOW	SCL0		4.7	_	1.3	_	μs
SCL clock "H" width	tніgн	SCL0		4.0	_	0.6	_	μs
(Repeat) Start condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	tsu;sta	SCL0 SDA0	$R = 1.7 \text{ k}\Omega$,	4.7	_	0.6		μs
Data hold time SCL \downarrow \rightarrow SDA \downarrow \uparrow	thd;dat	SCL0 SDA0	C = 50 pF*1	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	tsu;dat	SCL0 SDA0		0.25	_	0.1	_	μs
Stop condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t su;sто	SCL0 SDA0		4	_	0.6		μs
Bus free time between stop condition and start condition	t BUF	SCL0 SDA0		4.7	_	1.3		μs

- *1: R, C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- *2: The maximum thd; DAT have only to be met if the device dose not stretch the "L" width (tLow) of the SCL signal.
- *3 : A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met.



(Vcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, TA = - 40 °C to + 85 °C)

Dawamatan	Sym-	Pin	Candition	Valu	ле* ²	11	Domonico
Parameter	bol	name	Condition	Min	Max	Unit	Remarks
SCL clock "L" width	tLOW	SCL0		(2 + nm / 2) tмсLк — 20	_	ns	Master mode
SCL clock "H" width	thigh	SCL0		(nm / 2) tmclk - 20	(nm / 2) t _{MCLK} + 20	ns	Master mode
Start condition hold time	t HD;STA	SCL0 SDA0		(-1 + nm / 2) tmcLk - 20	(-1 + nm) t _{MCLK} + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
Stop condition setup time	t su;sто	SCL0 SDA0		(1 + nm / 2) tmcLk - 20	(1 + nm / 2) tmcLK + 20	ns	Master mode
Start condition setup time	t su;sta	SCL0 SDA0		(1 + nm / 2) tmcLK - 20	(1 + nm / 2) tmcLK + 20	ns	Master mode
Bus free time between stop condition and start condition	t BUF	SCL0 SDA0		(2 nm + 4) tmcLK - 20	_	ns	
Data hold time	thd;dat	SCL0 SDA0		3 tмськ — 20	_	ns	Master mode
Data setup time	tsu;dat	SCL0 SDA0	$R = 1.7 kΩ$, $C = 50 pF^{*1}$	(-2 + nm / 2) t _{MCLK} - 20	(-1 + nm / 2) tмсцк + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.
Setup time between clearing interrupt and SCL rising	tsu;int	SCL0		(nm / 2) t _{MCLK} — 20	(1 + nm / 2) tmclk + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓.
SCL clock "L" width	tLOW	SCL0		4 tmclk - 20	_	ns	At reception
SCL clock "H" width	t HIGH	SCL0		4 tmclk - 20	_	ns	At reception
Start condition detection	t hd;sta	SCL0 SDA0		2 tmclk — 20	_	ns	Undetected when 1 tmclk is used at reception
Stop condition detection	tsu;sto	SCL0 SDA0		2 tmclk - 20	_	ns	Undetected when 1 tmclk is used at reception
Restart detection condition	t su;sta	SCL0 SDA0		2 tмськ — 20	_	ns	Undetected when 1 tmclk is used at reception
Bus free time	t BUF	SCL0 SDA0		2 tmclk - 20	_	ns	At reception
Data hold time	thd;dat	SCL0 SDA0		2 tмськ — 20	_	ns	At slave transmission mode
Data setup time	tsu;dat	SCL0 SDA0		tLow - 3 tMCLK - 20	_	ns	At slave transmission mode

(Continued)

(Continued)

(Vcc = 5.0 V
$$\pm$$
 10%, AVss = Vss = 0.0 V, T_A = $-$ 40 °C to $+$ 85 °C)

Parameter	Sym-	Pin	Condition	Value*2		Unit	Remarks
rarameter	bol	name	Condition	Min	Max	Oiiit	Hemarks
Data hold time	t hd;dat	SCL0 SDA0		0	_	ns	At reception
Data setup time	tsu;dat	SCL0 SDA0	$R = 1.7 \text{ k}\Omega$, $C = 50 \text{ pF}^{*1}$	tмськ — 20	_	ns	At reception
SDA↓→SCL↑ (at wake-up function)	twakeup	SCL0 SDA0		Oscillation stabilization wait time + 2 tmclk - 20	_	ns	

^{*1 :} R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

- *2: Refer to "(2) Source Clock/Machine Clock" for tmclk.
 - m is CS4 bit and CS3 bit (bit 4 and bit 3) of clock control register (ICCR0).
 - n is CS2 bit to CS0 bit (bit 2 to bit 0) of clock control register (ICCR0).
 - Actual timing of I²C is determined by m and n values set by the machine clock (t_{MCLK}) and CS4 to CS0 of ICCR0 register.
 - Standard-mode:

m and n can be set at the range : $0.9~MHz < t_{MCLK}$ (machine clock) < 10~MHz. Setting of m and n limits the machine clock that can be used below.

• Fast-mode :


m and n can be set at the range : $3.3~MHz < t_{MCLK}$ (machine clock) < 10~MHz. Setting of m and n limits the machine clock that can be used below.

 $\begin{array}{lll} (m,\,n) \; = \; (1,\,8) & : \; 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 4 \; \text{MHz} \\ (m,\,n) \; = \; (1,\,22) \; , \; \; (5,\,4) \; : \; 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 8 \; \text{MHz} \\ (m,\,n) \; = \; (6,\,4) & : \; 3.3 \; \text{MHz} < t_{\text{MCLK}} \leq 10 \; \text{MHz} \end{array}$

(9) Low Voltage Detection

(AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

			Value		Ì	
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Release voltage	V _{DL+}	2.52	2.70	2.88	V	At power-supply rise
Detection voltage	V _{DL} -	2.42	2.60	2.78	V	At power-supply fall
Hysteresis width	V _{HYS}	70	100		mV	
Power-supply start voltage	Voff	_		2.3	V	
Power-supply end voltage	Von	4.9		_	V	
Power-supply voltage change time	t _r	0.3	_	_	μs	Slope of power supply that reset release signal generates
(at power supply rise)	Lr .	_	3000	_	μs	Slope of power supply that reset release signal generates within rating (V _{DL+})
Power-supply voltage		300	_	_	μs	Slope of power supply that reset detection signal generates
change time (at power supply fall)	tr	_	300	_	μs	Slope of power supply that reset detection signal generates within rating (V _{DL} -)
Reset release delay time	t d1		_	400	μs	
Reset detection delay time	t _{d2}	_	_	30	μs	
Current consumption	ILVD		38	50	μА	Current consumption for low voltage detection circuit only



(10) Clock Supervisor Clock

(Vcc = AVcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, T_A = -40 $^{\circ}C$ to $\,+$ 85 $^{\circ}C)$

Parameter	Cymbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Offic	nemarks
Oscillation frequency	fоит	50	100	200	kHz	
Oscillation start time	twk	_		10	μs	
Current consumption	Icsv	_	20	36	μΑ	Current consumption of built-in CR oscillator, at oscillation of 100 kHz

5. A/D Converter

(1) A/D Converter Electrical Characteristics


(AVcc = Vcc = 4.0 V to 5.5 V, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)


Davamatav	Combal		Value	I Imit	Remarks		
Parameter	Symbol	Min Typ		Max	Unit	nemarks	
Resolution			_	10	bit		
Total error		- 3.0	_	+ 3.0	LSB		
Linearity error	_	- 2.5	_	+ 2.5	LSB		
Differential linear error		- 1.9	_	+ 1.9	LSB		
Zero transition voltage	Vот	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V		
Full-scale transition voltage	V _{FST}	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	V		
Compare time	_	0.9	_	16500	μs	4.5 V ≤ AVcc ≤ 5.5 V	
Compare time		1.8	_	16500	μs	4.0 V ≤ AVcc < 4.5 V	
Compling time		0.6	_	∞	μs	$4.5 \text{ V} \le \text{AVcc} \le 5.5 \text{ V},$ At external impedance < $5.4 \text{ k}\Omega$	
Sampling time	_	1.2	_	~	μs	$4.0~V \le AVcc < 4.5~V$, At external impedance < $2.4~k\Omega$	
Analog input current	lain	- 0.3	_	+ 0.3	μΑ		
Analog input voltage	Vain	AVss	_	AVR	V		
Reference voltage	_	AVss + 4.0	_	AVcc	V	AVR pin	
Reference voltage	IR	_	600	900	μА	AVR pin, During A/D operation	
supply current	lвн	_	_	5	μА	AVR pin, At stop mode	

(2) Notes on Using A/D Converter

• About the external impedance of analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.





About errors

As IAVR - AVssl becomes smaller, values of relative errors grow larger.

(3) Definition of A/D Converter Terms

Resolution

The level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit : LSB)


The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" \leftarrow "00 0000 0001") of a device and the full-scale transition point ("11 1111 1111" \leftarrow "11 1111 1110") compared with the actual conversion values obtained.

• Differential linear error (Unit: LSB)

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.


• Total error (unit: LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.



(Continued)





6. Flash Memory Program/Erase Characteristics

Doromotor		Value		Unit	Remarks
Parameter	Parameter Min		Max	Unit	Hemarks
Sector erase time (4 Kbytes sector)	_	0.2*1	0.5*2	s	Excludes 00 _H programming prior erasure.
Sector erase time (16 Kbytes sector)	_	0.5*1	7.5*2	s	Excludes 00 _H programming prior erasure.
Byte programming time		32	3,600	μs	Excludes system-level overhead.
Erase/program cycle	10000	_	_	cycle	
Power supply voltage at erase/ program	4.5		5.5	٧	
Flash memory data retention time	20*3	_	_	year	Average T _A = +85 °C

^{*1 :} $T_A = +25$ °C, $V_{CC} = 5.0$ V, 10000 cycles

^{*2 :} $T_A = +85$ °C, $V_{CC} = 4.5$ V, 10000 cycles

 $^{^*3}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 $^\circ$ C) .

■ MASK OPTION

No.	Part number	MB95108AM	MB95F104AMS MB95F104ANS MB95F104AJS MB95F106AMS MB95F106AJS MB95F108AMS MB95F108ANS MB95F108AJS	MB95F104AMW MB95F104ANW MB95F104AJW MB95F106AMW MB95F106ANW MB95F108AMW MB95F108ANW MB95F108AJW	MB95FV100D-103
	Specifying procedure	Specify when ordering MASK	Setting disabled	Setting disabled	Setting disabled
1	Clock mode select • Single-system clock mode • Dual-system clock mode	Selectable	Single-system clock mode	Dual-system clock mode	Changing by the switch on MCU board
2	Low voltage detection reset* • With low voltage detection reset • Without low voltage detection reset	Specify when ordering MASK	Specified by part number	Specified by part number	Changing by the switch on MCU board
3	Clock supervisor* • With clock supervisor • Without clock supervisor	Specify when ordering MASK	Specified by part number	Specified by part number	Changing by the switch on MCU board
4	Reset output* • With reset output • Without reset output	Specify when ordering MASK	Specified by part number	Specified by part number	MCU board switch set as following; • With supervisor: Without reset output • Without supervisor: With reset output
5	Oscillation stabilization wait time	Fixed to oscillation stabilization wait time of (2 ¹⁴ -2) /FcH	Fixed to oscillation stabilization wait time of (2 ¹⁴ -2) /FcH	Fixed to oscillation stabilization wait time of (2 ¹⁴ -2) /FcH	Fixed to oscillation stabilization wait time of (2 ¹⁴ -2) /FcH


^{*:} Refer to table below about clock mode select, low voltage detection reset, clock supervisor select and reset output.


Part number	Clock mode select	Low voltage detection reset	Clock supervisor	Reset output
		No	No	Yes
	Single-system	Yes	No	Yes
MB95108AM		Yes	Yes	No
WID95 TOOAW		No	No	Yes
	Dual-system	Yes	No	Yes
		Yes	Yes	No
MB95F104AMS		No	No	Yes
MB95F104ANS		Yes	No	Yes
MB95F104AJS		Yes	Yes	No
MB95F106AMS		No	No	Yes
MB95F106ANS	Single-system	Yes	No	Yes
MB95F106AJS		Yes	Yes	No
MB95F108AMS		No	No	Yes
MB95F108ANS		Yes	No	Yes
MB95F108AJS		Yes	Yes	No
MB95F104AMW		No	No	Yes
MB95F104ANW		Yes	No	Yes
MB95F104AJW		Yes	Yes	No
MB95F106AMW		No	No	Yes
MB95F106ANW	Dual-system	Yes	No	Yes
MB95F106AJW		Yes	Yes	No
MB95F108AMW		No	No	Yes
MB95F108ANW		Yes	No	Yes
MB95F108AJW		Yes	Yes	No
		No	No	Yes
	Single-system	Yes	No	Yes
MB95FV100D-103		Yes	Yes	No
INIDADLA 100D-103		No	No	Yes
	Dual-system	Yes	No	Yes
		Yes	Yes	No

■ ORDERING INFORMATION

Part number	Package
MB95108AMPFV MB95F104AMSPFV/F104ANSPFV/F104AJSPFV MB95F104AMWPFV/F104ANWPFV/F104AJWPFV MB95F106AMSPFV/F106ANSPFV/F106AJSPFV MB95F106AMWPFV/F106ANWPFV/F106AJWPFV MB95F108AMSPFV/F108ANSPFV/F108AJSPFV MB95F108AMWPFV/F108ANWPFV/F108AJWPFV	64-pin plastic LQFP (FPT-64P-M03)
MB95108AMPFM MB95F104AMSPFM/F104ANSPFM/F104AJSPFM MB95F104AMWPFM/F104ANWPFM/F104AJWPFM MB95F106AMSPFM/F106ANSPFM/F106AJSPFM MB95F106AMWPFM/F106ANWPFM/F106AJWPFM MB95F108AMSPFM/F108ANSPFM/F108AJSPFM MB95F108AMWPFM/F108ANWPFM/F108AJWPFM	64-pin plastic LQFP (FPT-64P-M09)
MB2146-303 (MB95FV100D-103PBT)	MCU board (224-pin plastic PFBGA) (BGA-224P-M08)

■ PACKAGE DIMENSIONS







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results		
_	_	Added the part numbers. (MB95F104AJS/MB95F104AJW MB95F106AJS/MB95F106AJW MB95F108AJS/MB95F108AJW)		
4	■ PRODUCT LINEUP	Added the description "Clock supervisor" in the section "Option".		
18	■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER	Inserted "● Programming Method".		
31	■ I/O MAP	Added the address 0FEA _H .		
		"Verified the Min value in the section of "Other than MB95FV100D-103", "In normal operating" of "Power supply voltage"; $2.45 \rightarrow 2.42$.		
35	2. Recommended Operating Conditions	Verified the value in *1; 2.9 V → 2.88 V.		
		Moved "H" level input voltage and "L" level input voltage to the section "3. DC Characteristics".		
36		Added the pin name at the "Pin name" in the section of V _{IHA} , "H" level input voltage.		
30	3. DC Characteristics	Added the pin name at the "Pin name" in the section of V _{ILA} , "L" level input voltage.		
39		Deleted the line of "FcH = 16 MHz" in the section "IcTS" of Power supply current.		
	4. AC Characteristics	Changed in the table; $Vcc = 2.5 \text{ V to } 5.5 \text{ V} \rightarrow Vcc = 2.42 \text{ V to } 5.5 \text{ V}.$		
40	(1) Clock Timing	Changed the Max value on the third column of the clock frequency; $16.25 \rightarrow 10.00$		
45	AC Characteristics (2) Source Clock/Machine Clock	Verified the diagram of Main PLL operation frequency range.		
59	(9) Low Voltage Detection	Changed the release voltage: $2.55 \rightarrow 2.52$ (Min value) $2.85 \rightarrow 2.88$ (Max value)		
39	(a) Low Voltage Detection	Changed the detection voltage: $2.45 \rightarrow 2.42$ (Min value) $2.75 \rightarrow 2.78$ (Max value)		

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.